Abstract: A new application is presented for PERT, the well-known statistical project-scheduling method. Using PERT, the logic designer could circumvent usually unrealistic worst-case criteria. He substitutes a formalized statistical method which determines (1) expected or most probable delays, (2) critical timing paths, (3) timing slack allowable between various inputs, and (4) probability of achieving an output by a certain time. From these data the designer can make a meaningful judgment regarding the reliability of his system. Significantly, he may achieve high reliability without being forced to resort to worst-case design.

Introduction

This paper provides a simple but useful means of statistically designing logic systems. The procedure is based on a widely used scheduling aid known as PERT and eliminates many of the drawbacks associated with designing to a worst-case criterion. Such valuable information as most probable time delay, critical paths, and the probability of any given delay are yielded by this application of PERT. Not only does the scheme require a minimum of effort and input data, but also it can be automated, since many computer libraries contain PERT programs.

The difficulty in using a worst-case technique is readily apparent. For instance, consider the problem of predicting the time that a signal will arrive at a given point after having traveled through several logic stages. Assuming all stages to be of the same type, the worst-case time is the worst-case delay of a single stage multiplied by the number of stages. The worst-case time will then differ from the nominal or average time in direct proportion to the number of stages being considered. It is obvious that not only would most practical systems fail under absolute worst-case conditions, but also that the assumption of such conditions is unrealistic. The probability is extremely low that all of the stages in a long logic chain will present a worst-case delay. Some allowance, then, should be made for this fact.

Even worse, no means is provided for quantitatively measuring the extent of that involvement. For instance, how do we answer the question “What is the probability that the delay will extend 50 ns beyond the nominal delay?” PERT can assign a definite probability to such an occurrence.

PERT was developed as a computer-implemented statistical aid in estimating end dates and critical paths for the scheduling of large projects. As a scheduling device, PERT requires as input three estimates concerning the length of time it will take to do a given job. These estimates are the most likely time, the shortest time, and the longest time. As output, PERT provides the probability of finishing the job at any given time. Thus, the application of PERT to logic timing is apparent. It is necessary only to obtain the three appropriate estimates of circuit delay, and then with the application of the PERT procedure, the probability of any given delay can be computed. Also, and equally important, timing slack and critical paths can be determined.

Procedure for logic design

In using the PERT approach, the logic designer would first assemble the basic data:

(1) The three delay figures for each type of logic block being used: $a =$ shortest, $m =$ most likely, and $b =$ longest.

(2) A normal distribution curve in tabular form, such as that in Table 1.

From the above data the following procedure would...
then be used to predict whether an output will occur within a certain time following an input:

(1) Construct a logic diagram (Fig. 2) with the quantities \( a, m, b \) in each block. Since \( t_{oa} \neq t_{ea} \) in general, there will be two sets of delay figures for each block. The set corresponding to the significant transition must be used at each stage.

(2) Compute the mean time delay and variance for each block according to the formulae

\[
\text{mean: } t_e = \frac{a + 4m + b}{6} \\
\text{variance: } \sigma^2 = \frac{(b - a)^2}{6}.
\]

Enter \( t_e \) and \( \sigma^2 \) in each block on the diagram.

(3) For each path through the logic diagram compute over-all mean, \( T_e \), and variance, \( \Sigma^2 \), by summing the individual components. The critical path which determines the delay through the net is that path having the largest \( T_e \).

(4) Compute the factor \( Z \) for each output (or internal node if desired) according to the formula

\[
Z = \frac{T_{oe} - T_c}{\sigma}
\]

where \( T_{oe} \) is Time by which output is required.

\( T_c = \) Critical path delay.

The quantity \( Z \) is the distance between the mean of the output delay distribution and the time by which output is required, in units of standard deviation.

(5) From the table for the normal distribution curve, read \( Pr(2) \). "Pr" is defined as the probability that the output will arrive by \( T_{oe} \). If \( Z \) is negative (see Ref. 3, p. 166), then \( Pr(-Z) = 1 - Pr(Z) \).

Those familiar with PERT will notice that our procedure is virtually identical to that used in the project management application. There are two differences, the first of which involves Step 1. The PERT chart has circles connected by paths, the circles representing completed tasks. The paths represent the intervening time delay. In our case,

<table>
<thead>
<tr>
<th>Table 1</th>
<th>Values of the standard normal distribution function.*</th>
</tr>
</thead>
<tbody>
<tr>
<td>( z )</td>
<td>0</td>
</tr>
<tr>
<td>0.0</td>
<td>.5000</td>
</tr>
<tr>
<td>1.0</td>
<td>.5398</td>
</tr>
<tr>
<td>2.0</td>
<td>.6773</td>
</tr>
<tr>
<td>3.0</td>
<td>.8177</td>
</tr>
<tr>
<td>4.0</td>
<td>.9554</td>
</tr>
<tr>
<td>5.0</td>
<td>.9913</td>
</tr>
<tr>
<td>6.0</td>
<td>.9987</td>
</tr>
</tbody>
</table>

* From Ref. 1.
the blocks themselves represent the time delays. The interconnecting lines signify only signal flow, but have no significance with respect to delay.

The second difference involves the handling of or functions, which do not occur in the usual PERT application. Wherever an or is encountered, the earliest input \( t_e \) rather than the latest is used for critical path computations.

There is a further use to which this technique can be put. Suppose we have computed an output \( T_o \) over the critical path based on the assumption that all input signals to the net arrive simultaneously. Now we wish to know how much slack can be allowed between certain of these inputs.

The timing procedure is as follows.

1. Using the over-all critical path output \( T_o \) as a starting point, subtract the summation of the \( t_i \) for all the stages in the longest path back to the input under investigation. Do the same for the variances.

2. If the path taken is not the critical path, there will be a finite, positive \( t_i \) left after performing the subtraction. This represents the maximum average slack \( t_i \) which can be tolerated without affecting the output time by causing this path to become critical.

3. Assuming the input arrives at the latest time found in (2), the \( \sigma^2 \) left after performing the subtraction is the maximum that can be tolerated without affecting the output Pr calculation.

It is apparent that the \( \sigma^2 \) resulting from (3) can be positive, zero, or negative. One would normally expect it to be positive if similar circuits are used in all paths, but this is not guaranteed. So the question arises: "What is the meaning of positive slack coupled with negative variance?"

To answer this question, let us consider two cases:

Case No. 1: \( t_{in} = t_i \), where \( t_{in} \) is defined as the input time to the path under investigation.

We can compute a \( Z' \) for the path, assuming some arbitrary input variance, \( \sigma^2_{in} \). If \( (\Sigma') \) is the summation of variances along the path, \( Z' = (T_{es} - T_o)/\Sigma' \). This will yield a Pr' < Pr, where Pr' is the probability of achieving an output by \( T_{es} \) along the path. Note that Pr' < Pr even if \( \sigma^2_{in} = 0 \).

Case No. 2: \( Pr' = Pr \). This implies \( Z' = Z \). We wish to solve for the \( t_{in} \) required to satisfy the condition. If \( T_e' \) is the mean output time required along the path under investigation in order for Pr' = Pr, then \( Z' = Z = (T_{es} - T_e')/\Sigma' \).

Solving, then \( T_e' = T_{es} - \Sigma' Z \).

Since \( t_{in} = T_o - (T_e - t_i) \), we find

\[ t_{in} = T_{es} - T_o + t_i - \Sigma' Z. \]

The \( t_{in} \) limits are \( -\infty < t_{in} < t_e \).

If \( t_{in} \) is found to be negative, and if Pr' = Pr is a rigid requirement, then a new effective Critical Path might have to be defined.

Example in ferrite core system design

It will be useful to go through an example of the application of this technique. The example that we selected is an actual case which occurred in the design of a 2-\( \mu s \) coincident-current ferrite-core storage system.

We desired to know if a 520-ns access time could be achieved. Absolute worst-case calculations indicated that it could not. However, we felt that this was not reasonable because of the large number of circuit elements.

Figure 1 shows the timing chart for the read cycle. The fixed delay of 300 ns between the 10% point of the Y current and the strobe pulse is determined empirically. It depends on a number of parameters that are beyond the scope of this paper. It will suffice to say that it is fixed by the averaged core-array characteristics. A timing adjustment is provided to bring the strobe pulse precisely to 300 ns. The timing points to be determined then are the X and Y drive current turn-on times relative to the storage-select pulse. We also wish to know the amount of stagger between the two drive pulses.

In calculating the delays we refer to the X-dimension timing logic in Fig. 2, where each block contains values for \( a, m, b, t_i \), and \( \sigma^2 \). The pre-driver delay figures are for the emitter-driven case where the base signal is "solid" well before the emitter. The driver delay figures are for

![Figure 1 Timing chart for the read cycle.](image)
Figure 2 X-dimension timing logic.

Figure 3 Y-dimension timing logic.
the base-driven case, where the collector is conditioned well before the base input delay could allow collector current flow. Refer to Fig. 4, which shows the circuitry and timing in a little more detail. As is shown, the current source conditions the collector of T4 before the base delay period is over. Therefore, the critical path is not through the current source. It should be noted that this is a special case not encountered in pure logic networks, since the base input delay is very much greater than the collector input delay. For pure logic networks, Rule 3 on page 145 would hold.

Computing over-all $T_{x}$ and $\Sigma_{x}^{2}$ along the critical path

$T_{x} = 14.6 + 20.2 + 5.1 + 45.4 = 85.3$ ns

$\Sigma_{x}^{2} = 9.0 + 5.6 + 0.1 + 47.4 = 62.1$.

Figure 3 shows the Y-dimension timing logic. Again computing $T_{y}$ and $\Sigma_{y}^{2}$ along the critical path,

$T_{y} = 14.6 + 15.2 + 30.7 + 26.7 + 24.8 + 20.2$

$+ 5.1 + 45.4 = 182.7$ ns

$\Sigma_{y}^{2} = 9.0 + 12.3 + 44.3 + 28.4 + 23.4 + 5.6$

$+ 0.1 + 47.4 = 170.5$.

Calculating the probability of achieving an output by 520 ns, we first must find the $Z$ factor

$Z = (T_{x} - T_{y})/\sqrt{\Sigma_{x}^{2}}$.

In this case, $T_{x} = 520 - 300 = 220$ ns, so

$Z = \frac{220 - 182.7}{\sqrt{170.5}} = \frac{37.3}{13.1} = 2.85$.

The probability (Pr) that the output will occur by 520 ns is then read off in Table 1:

Pr = 0.9978 for $Z = 2.85$

To interpret this result, the following points should be considered:

1. The system is primarily composed of switching elements and therefore is not prone to random noise effects.

2. The input data should be applicable to the actual operating conditions and should include any systematic effects caused by environment, as well as random tolerance variations.

Under these conditions, the result says that an average of 22 units per 10,000 manufactured will fail to meet the access-time requirement. It does not say that a given unit will fail 22 times per 10,000 accesses, since condition (1) above precludes this type of randomness. The only time a core memory exhibits random errors is when it is close to the limit of its operating region, where random noise can momentarily push the operating point outside the limit.

Next we must calculate the stagger between the X and Y pulses. We may treat the numbers $T_{x}$ and $T_{y}$ as random variables. The stagger then would be defined as $T_{x} - T_{y}$:

$T_{x} = T_{x} - T_{y} = 182.7 - 85.3 = 97.4$ ns.

We need to know the probability that the stagger will be greater than 80 ns. To do this, we must consider the properties of a sum of random variables.

If the sum $S_{n}$ is defined as

$S_{n} = X_{1} + X_{2} + X_{3} + \cdots X_{n}$,

where $X_{1} \cdots X_{n}$ are random variables, then the variance ($\sigma^{2}$) of $S_{n}$ is given by Ref. 3:

$\text{Var} (S_{n}) = \sum_{i=1}^{n} \sigma_{i}^{2} + 2 \sum_{i \neq j} \text{Cov} (X_{i}, X_{j})$.

In our case, the random variables are independent, therefore

$\text{Cov} (X_{i}, X_{j}) = 0$

and

$\text{Var} (S_{n}) = \sum_{i=1}^{n} \sigma_{i}^{2}$.
Using this result, we calculate for the variance of the stagger
\[ \Sigma^2 = 62.1 + 170.5 = 232.6. \]

To find the probability that the stagger will be less than 80 ns, we define \( T_{s} = 80 \) and \( T_{a} = T_{s} \), and compute
\[ Z = \frac{T_{s} - T_{a}}{\Sigma} = \frac{80 - 97.4}{\sqrt{232.6}} = -1.15. \]

This yields \( Pr_{s} = 0.1251 \). Then the probability that the stagger will exceed 80 ns is given by:
\[ 1 - Pr_{s} = 0.8749. \]

Next we wish to know how much slack we can allow between the storage-select pulse and the address lines. Referring to Fig. 2, we calculate the \( t_{e} \) and \( \sigma^2 \) at the emitter input to the predriver (labeled “e” on the block)
\[ t_{e} = 14.6 + 20.2 = 34.8 \]
\[ \sigma^2 = 9.0 + 5.6 = 14.6. \]

Now proceeding as in Step 1 of the timing-slag procedure,
\[ t_{slack} = 34.8 - 14.6 = 20.2 \text{ ns} \]
\[ \sigma^2_{slack} = 14.6 - 9.0 = 5.6. \]
This means that as long as the address arrives on the average by 20.2 ns following storage select with variance not exceeding 5.6, the system performance will not be degraded.

**Conclusion**

A simple, formalized technique has been demonstrated for studying delays through logic networks. It yields quantitative estimates for:

1. Probability that an output will occur by a given time
2. Critical paths
3. Timing slack allowable between various inputs.

The advantages over previous methods are:

1. It is more realistic than the worst-case criterion.
2. It effectively allows a nominal design to be used, and puts a confidence factor on that design.

The primary limitations are:

1. Availability of the three necessary delay figures.
2. Assumptions made about the validity of the beta and normal distributions.
3. The bias resulting from the simplifying assumption made in the formulation of the PERT procedure (see Ref. 5, p. 654) which renders it a practical method to use.

The first of these can be alleviated by application of engineering judgment and experience with the particular class of logic circuits being used. The second and third merit further discussion.

With appropriate choice of constants, the beta distribution,
\[ f(t) = K(t - a)^{2p}(b - t)^{2q}, \]
can closely approach the normal distribution.

In addition, a skew may be introduced by choosing \( \alpha \neq \gamma \). The original PERT developers assumed that random delay processes could be adequately described by the beta distribution. In the equation \( t = (a + 4m + b)/6 \), choosing \( (m - a) \neq (b - m) \) is equivalent to choosing \( \alpha \neq \gamma \). The central limit theorem was used to justify use of the normal distribution to approximate the output of a network of beta distributions.

The third limitation listed above can be illustrated as follows: Consider the case of a two-input AND, shown in Fig. 5.

We wish to know how much slack we can allow between the storage-select pulse and the address lines. Referring to Fig. 2, we calculate the \( t_{e} \) and \( \sigma^2 \) at the emitter input to the predriver (labeled “e” on the block)
\[ t_{e} = 14.6 + 20.2 = 34.8 \]
\[ \sigma^2 = 9.0 + 5.6 = 14.6. \]

Now proceeding as in Step 1 of the timing-slag procedure,
\[ t_{slack} = 34.8 - 14.6 = 20.2 \text{ ns} \]
\[ \sigma^2_{slack} = 14.6 - 9.0 = 5.6. \]
This means that as long as the address arrives on the average by 20.2 ns following storage select with variance not exceeding 5.6, the system performance will not be degraded.
answers obtained were systematically biased early (Ref. 5, p. 654). Interestingly enough, the great bulk of articles, papers, and textbooks which have since been written about PERT appear to ignore this point entirely.

In applying the PERT procedure to logic networks, it would appear the assumptions concerning the shape of the delay distributions would be as valid as in the original application. The systematic $t_r$ bias should actually be less, since usually there are about as many OR as there are AND functions.

- Further development

Thus far, only limited use has been made of this technique. In the future, application to large computing systems might yield considerable insight into system performance, critical timing situations, and areas in which requirements could be relaxed without performance degradation. All this is achieved without imposing any cumbersome procedures on the designer. In fact, it could reduce the work required of him if an automated PERT system is available.

References


Received July 26, 1965.