In the last week, I was mainly working on
- statistics on interconnect uncertainty due to estimation error
- continue on micro proposal
- paper revision for FPL submission
- experiments on vdd programmable "deep mux" connection switch
  including spice simulation and VPR for TCAD revision