

# Nanoimprint Lithography for Hybrid Plastic Electronics

Michael C. McAlpine,<sup>†</sup> Robin S. Friedman,<sup>†</sup> and Charles M. Lieber<sup>\*,†,‡</sup>

*Department of Chemistry and Chemical Biology, Harvard University,  
12 Oxford Street, Cambridge, Massachusetts 02138, and Division of Engineering and  
Applied Sciences, Harvard University, Cambridge, Massachusetts 02138*

*Received January 15, 2003*

## ABSTRACT

The merger of nanoscale devices with flexible, low cost plastics could enable a broad spectrum of electronic and photonic applications, although difficulties in processing plastics at the nanoscale have limited exploration of this potential. Here we describe the use of room temperature nanoimprint lithography for the general fabrication of nanometer- through millimeter-scale patterns on polymer substrates. Specifically, we demonstrate the patterning of arrays of nanoscale source–drain electrode pairs with continuous interconnects to the millimeter length scale, and the fabrication of hundred-nanometer gate features hierarchically patterned over large areas. These patterned plastic substrates have also been used in conjunction with semiconductor nanowires to assemble field-effect transistors.

Efficient fabrication of integrated circuits requires reliable, high-throughput processing to form device elements and interconnects. The most successful patterning technique used over the past several decades has been photolithography, although developments in this technique that have pushed feature resolution to the 100 nm range have come at the expense of increasingly complex and costly fabrication equipment.<sup>1</sup> To address these concerns, significant effort has been placed on developing alternative methods of nanoscale patterning, including electron-beam, scanning probe, extreme ultraviolet, dip-pen, and nanoimprint lithographies.<sup>2–5</sup> Nanoimprint lithography (NIL) is an especially interesting approach for nanoscale pattern generation since it is in principle scalable, parallel, and cost-effective.<sup>5</sup> NIL has been used most widely for creating features with a resolution of 100 nm,<sup>6</sup> although sub-25 nm features have also been reported.<sup>5,7</sup>

In NIL, a relief pattern is generated via compression molding of a deformable polymer by a hard inorganic stamp. This pattern is typically transferred to the underlying substrate by anisotropic reactive ion etching (RIE), followed by material deposition and liftoff of the remaining polymer. In general, polymers used for NIL must be heated above the glass transition temperature (ca. 200 °C) to enable flow during the imprinting step.<sup>8</sup> This heating process limits the application of NIL to flexible plastic substrates envisioned for a broad range of emerging applications, since many of these plastics deform at elevated temperatures. Interestingly, recent studies have reported room-temperature nanometer-


scale imprinting of polymers on silicon substrates,<sup>9,10</sup> although the procedures were not elaborated by subsequent etching and deposition. Herein we describe reproducible NIL at room temperature on plastic substrates with hundred nanometer resolution metal electrode structures that are hierarchically patterned out to the millimeter scale. Our new results demonstrate that imprint lithography is capable of uniformly patterning flexible, polymeric surfaces in a single ambient temperature step with nanometer scale resolution. Furthermore, we show that the electrodes patterned by NIL can be naturally combined with inorganic semiconductor nanowires to generate nanoscale transistors, which offer the potential for single-crystal semiconductor device properties on flexible substrates.<sup>11</sup>

The overall scheme for our NIL process (Figure 1) highlights key features required for reliable nanoscale patterning.<sup>12</sup> First and central to our work is the deposition of a resist for room-temperature imprinting. We have found that lift-off resist (LOR 3A, MicroChem Corp.) functions as a good material since it can be (i) reproducibly imprinted at room temperature, (ii) removed cleanly from the inorganic stamp without antiadhesion agents,<sup>13</sup> and (iii) etched at controlled rates by RIE. LOR is deposited over a thin SiO<sub>2</sub> layer on the plastic substrate material; the SiO<sub>2</sub> is used to improve metal adhesion and was not found to affect flexibility. Second, the LOR is imprinted at room temperature using Si/SiO<sub>2</sub> stamps (400 μm/600 nm; Silicon Sense), where 100 nm scale oxide features were produced using standard electron beam lithography and deposition procedures.<sup>14</sup> In general, we find that these stamps can be reused tens of times without significant wear or loss of resolution. Finally, the

\* Corresponding author. E-mail: cml@cmliris.harvard.edu

<sup>†</sup> Department of Chemistry and Chemical Biology.

<sup>‡</sup> Division of Engineering and Applied Sciences.




**Figure 1.** Schematic of the nanoimprint process on plastic substrates. Plastic substrates (blue) coated with SiO<sub>2</sub> (gray) and LOR (red) were imprinted (1) using a Si/SiO<sub>2</sub> stamp (green). The NIL pattern was transferred to the substrate in successive RIE, metal deposition, and lift-off steps (2).

imprinted LOR was etched to the SiO<sub>2</sub> layer using RIE, and metal electrodes were deposited by thermal evaporation.<sup>12</sup>

This general approach has been used to fabricate reproducibly nanometer scale metal features over large areas on plastic substrates (Figure 2). First, we have patterned arrays of split-electrode pairs that can function as source–drain (S–D) contacts with integrated interconnects for field-effect transistors (FETs). Figure 2A shows an array of S–D electrodes and interconnect wires extending over several hundred microns. The larger scale interconnects consist of 1 μm width features. Higher resolution imaging shows clearly two important features. First, the micron width interconnect lines transition smoothly to ca. 200 nm width S–D lines, even with right-angle turns used to route the lines from the array (Figure 2B). Second, the 200 nm width S–D electrode array is uniform with a 2 μm pitch and a 500 nm gap between each split electrode pair (Figure 2C). We believe that this straightforward and repeatable technique could be exploited to assemble parallel arrays of nanowire or carbon nanotube devices on flexible plastic or hard substrates by exploiting selective chemical modification<sup>15</sup> of the S–D electrode pairs and/or with electric fields.<sup>16</sup>

Room-temperature NIL has also been used to pattern arrays of single metal lines that could be used as gate electrodes in FETs or as floating gates in nonvolatile memory applications.<sup>17</sup> A low-resolution image of a patterned substrate superimposed on a coin (Figure 2D) highlights the transparent character of our plastic substrates and the fact that patterning is carried out over a sufficiently large area to be visible to the naked eye. Higher resolution images (Figure 2E) show clearly that NIL can readily yield ca. 300 nm width gate lines in highly regular 135 × 105 μm arrays that are




**Figure 2.** (A) Optical image of S–D array and interconnect wires; the scale bar is 100 μm. (B) Optical image of 200 nm S–D lines and 1 μm interconnect lines from an area highlighted by the red box in (A). Scale bar is 25 μm. (C) Field-emission scanning electron microscopy (SEM) image of S–D array; scale bar is 20 μm. (inset) SEM image of ca. 200 nm width channel lines; scale bar is 200 nm. (D) Optical image of patterned Mylar substrate with border outlined by the white dashed line and the patterned gate array highlighted by the central blue box. (E) Optical image of hierarchically patterned arrays of gate electrodes; the scale bar is 100 μm. (inset) SEM image of a gate array block, where corner squares are alignment marks. Scale bar is 5 μm.

tilled over the substrate to the millimeter scale. In addition, this image highlights micron-wide crosses and squares that were patterned simultaneously with the gate electrodes; these latter features can be used to enable subsequent lithographic alignment and device fabrication.

Significantly, these gate electrodes have been used to create silicon nanowire (SiNW) FETs on flexible plastic substrates (Figure 3) by combining bottom-up assembly with the top-down NIL approach. Specifically, a solution of p-type SiNWs were flow-aligned in a direction perpendicular to the gate electrode arrays, thereby producing a nanoscale FET at the cross point between a gate and SiNW (Figure 3A).<sup>18–20</sup> Figure 3B shows current versus S–D voltage ( $I-V_{sd}$ ) data recorded on a typical crossed-junction SiNW FET. The  $I-V_{sd}$  curves, which were recorded at different gate voltages ( $V_g$ ), are very linear thus suggesting that the S–D contacts are ohmic. As  $V_g$  is increased, the slopes of the individual  $I-V_{sd}$  curves decrease as expected for a p-type FET. Plots of the conductance versus  $V_g$  (Figure 3C) show that the transconductance of this device is ca. 750 nA V<sup>-1</sup>. This value is within a factor of 2 of that recently reported for core/shell nanowire devices that were fabricated on conventional single-crystal Si/SiO<sub>2</sub> substrates.<sup>21</sup> It should be noted that this is not an optimized structure and the device performance could be improved by, for example, decreasing the dopant concentration and/or minimizing trap states in the dielectric.<sup>22</sup>

In summary, we have demonstrated NIL of nanometer through millimeter-scale features on flexible plastic substrates over large areas at room temperature. The ambient temper-



**Figure 3.** (A) SEM image of a 20 nm p-SiNW (vertical) crossing an imprint-patterned metal gate (G) electrode; scale bar is 1  $\mu\text{m}$ . (B) Gate-dependent  $I-V_{\text{sd}}$  curves recorded on a 20 nm p-SiNW. The  $V_{\text{g}}$  were  $-3$ ,  $-1$ ,  $0$ ,  $1$ ,  $3$ , and  $5$  V, when read from top to bottom at positive  $V_{\text{sd}}$ . (C) Plot of  $I-V_{\text{g}}$  from the data in (B) for  $V_{\text{sd}} = 1$  V.

ature NIL patterning technique has been shown to produce uniform features in a parallel and repeatable manner and, moreover, has been combined with bottom up assembly to fabricate SiNW FETs on flexible plastic substrates with device performances similar to nanowire FETs fabricated on conventional single-crystal substrates. We believe that our development of simple and reproducible high-resolution patterning of plastics using NIL combined with the versatile function of nanowire building blocks<sup>23</sup> could open up exciting opportunities over many length scales for plastic electronics and photonics.

**Acknowledgment.** We thank Y. Cui for useful discussions and SiNWs. M.C.M. thanks the NSF for predoctoral fellowship support. C.M.L. acknowledges support of this work by the Defense Advanced Projects Research Agency.

**Note Added after ASAP.** This paper was originally posted 3/7/2003. Figure 3 was revised with corrected axis labels in part C. The revised paper was reposted on the Web on 3/18/2003.

## References

- (1) Whitesides, G. M.; Love, J. C. *Sci. Am.* September, **2001**, 38.
- (2) Wallraff, G. M.; Hinsberg, W. D. *Chem. Rev.* **1999**, *99*, 1801.
- (3) Xia, Y.; Rogers, J. A.; Paul, K. E.; Whitesides, G. M. *Chem. Rev.* **1999**, *99*, 1823.
- (4) Piner, R. D.; Zhu, J.; Xu, F.; Hong, S.; Mirkin, C. A. *Science* **1999**, *283*, 661.
- (5) Chou, S. Y.; Krauss, P. R.; Renstrom, P. J. *Science* **1996**, *272*, 85. Chou, S. Y.; Krauss, P. R.; Renstrom, P. J. *J. Vac. Sci. Technol. B* **1996**, *14*, 4129.
- (6) Austin, M. D.; Chou, S. Y. *Appl. Phys. Lett.* **2002**, *81*, 4431. Moritz, J.; Dieny, B.; Nozieres, J. P.; Landis, S.; Lebib, A.; Chen, Y. *J. Appl. Phys.* **2002**, *91*, 7314. Chen, Y.; Williams, R. S. Nanoscale patterning for the formation of extensive wires. PCT International Patent Application, 2001.
- (7) Li, M.; Wang, J.; Zhuang, L.; Chou, S. Y. *Appl. Phys. Lett.* **2000**, *76*, 673.
- (8) Borzenko, T.; Tormen, M.; Schmidt, G.; Molenkamp, L. W.; Janssen, H. *Appl. Phys. Lett.* **2001**, *79*, 2246.
- (9) Khang, D.-Y.; Yoon, H.; Lee, H. H. *Adv. Mater.* **2001**, *13*, 749.
- (10) Behl, M.; Seekamp, J.; Zankovych, S.; Sotomayor-Torres, C. M.; Zentel, R.; Ahopelto, J. *Adv. Mater.* **2002**, *14*, 588.
- (11) McAlpine, M. C.; Friedman, R. S.; Lieber, C. M., manuscript in preparation.
- (12) Plastic substrates consisted of 100  $\mu\text{m}$  thick poly(ethylene terephthalate) (Mylar, CP Films) coated with  $\sim 100$  nm thick indium tin oxide (ITO). The ITO, which facilitates electron microscopy imaging, was insulated with  $\sim 500$  nm of SU-8 (Microchem). 50 nm of SiO<sub>2</sub> and 300 nm of LOR were subsequently deposited by electron beam evaporation and spin-coating, respectively. Patterns were formed using a press at 10 MPa for 10–20 s, with the plastic substrate supported on a silicon wafer mounted on the base of the press. The imprinted pattern was transferred to the substrate by RIE (CF<sub>4</sub> plasma at 100 W and 100 mTorr) followed by thermal deposition of 10 nm Cr and 50 nm Au. The polymer and metal were subsequently lifted off in Remover PG (MicroChem) at 80 °C.
- (13) Faircloth, B.; Rohrs, H.; Tiberio, R.; Ruoff, R.; Krchnavek, R. R. *J. Vac. Sci. Technol. B* **2000**, *18*, 1866.
- (14) The stamp patterns were fabricated on Si/SiO<sub>2</sub> substrates by electron-beam lithography. After exposure and development, 200 nm SiO<sub>2</sub> was deposited onto the patterned substrate by electron beam evaporation and then the PMMA/SiO<sub>2</sub> was lifted off in acetone.
- (15) Matsui, H.; Porrata, P.; Douberly, G. E., Jr. *Nano Lett.* **2001**, *9*, 461.
- (16) Duan, X.; Huang, Y.; Cui, Y.; Wang, J.; Lieber, C. M. *Nature* **2001**, *409*, 66.
- (17) Groeseneken, G.; Maes, H. E.; Van Houdt, J.; Witters, J. S. Basics of Nonvolatile Semiconductor Memory Devices. In *Nonvolatile Semiconductor Memory Technology*; Brown, W. D., Brewer J. E., Eds.; IEEE Press: New York, 1998; Chapter 1.
- (18) Huang, Y.; Duan, X.; Wei, Q.; Lieber, C. M. *Science* **2001**, *291*, 630.
- (19) Cui, Y.; Lauhon, L. J.; Gudiksen, M. S.; Wang, J.; Lieber, C. M. *Appl. Phys. Lett.* **2001**, *78*, 2214.
- (20) Ethanol solutions of single-crystal p-type SiNWs<sup>19</sup> were flow-aligned<sup>18</sup> in a direction perpendicular to the gate features. Contacts to the SiNWs and gates were defined by electron beam lithography and subsequent electron beam deposition of 60 nm Pd and 50 nm Au.
- (21) Gudiksen, M. S.; Lauhon, L. J.; Wang, D. *Nature* **2002**, *420*, 57.
- (22) Cui, Y.; Zhong, Z.; Wang, D.; Wang, W. U.; Lieber, C. M. *Nano Lett.* **2003**, *3*, 149.
- (23) Lieber, C. M. *Sci. Am.* September, **2001**, 58. Hu, J.; Odom, T. W.; Lieber, C. M. *Acc. Chem. Res.* **1999**, *32*, 435.

NL034031E