Fast Dual-*V_{dd}* Buffering Based on Interconnect Prediction and Sampling

Yu Hu King Ho Tam Tom Tong Jing Lei He

Electrical Engineering Department University of California at Los Angeles

System Level Interconnect Prediction (SLIP), 2007

・ロト ・ 日 ・ ・ 目 ・ ・ 日 ・

Outline





- Fast Buffering Techniques
- Speedup Techniques for Buffered Tree Construction



イロン イヨン イヨン イヨン

Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work

Motivation Major Contributions

Motivation

Aggressive buffering increases interconnect power

- 35% cells are buffers at 65nm technology [Saxena, TCAD'04]
- Previous work for singal-V_{dd} buffering
 - Power-optimal single-V_{dd} buffer insertion [Lillis, JSSC'96]
 - Delay-optimal buffered tree generation [Cong, DAC'00; Alpert, TCAD'02]
- Previous work for dual-V_{dd} buffering
 - Power-optimal dual-*V_{dd}* buffer insertion and buffered tree construction [Tam, DAC'05]
- Problem remains
 - Power aware buffering suffers from the expensive computational cost
 - Dual-V_{dd} buffers dramatically increase computational complexity

 A = *A*

Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work

Motivation Major Contributions

Motivation

- Aggressive buffering increases interconnect power
 - 35% cells are buffers at 65nm technology [Saxena, TCAD'04]
- Previous work for singal-V_{dd} buffering
 - Power-optimal single-V_{dd} buffer insertion [Lillis, JSSC'96]
 - Delay-optimal buffered tree generation [Cong, DAC'00; Alpert, TCAD'02]
- Previous work for dual-V_{dd} buffering
 - Power-optimal dual-*V_{dd}* buffer insertion and buffered tree construction [Tam, DAC'05]
- Problem remains
 - Power aware buffering suffers from the expensive computational cost
 - Dual-V_{dd} buffers dramatically increase computational complexity

Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work

Motivation Major Contributions

Motivation

- Aggressive buffering increases interconnect power
 - 35% cells are buffers at 65nm technology [Saxena, TCAD'04]
- Previous work for singal-V_{dd} buffering
 - Power-optimal single-V_{dd} buffer insertion [Lillis, JSSC'96]
 - Delay-optimal buffered tree generation [Cong, DAC'00; Alpert, TCAD'02]
- Previous work for dual-V_{dd} buffering
 - Power-optimal dual-V_{dd} buffer insertion and buffered tree construction [Tam, DAC'05]
 - Problem remains
 - Power aware buffering suffers from the expensive computational cost
 - Dual-*V_{dd}* buffers dramatically increase computational complexity

Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work

Motivation Major Contributions

Motivation

- Aggressive buffering increases interconnect power
 - 35% cells are buffers at 65nm technology [Saxena, TCAD'04]
- Previous work for singal-V_{dd} buffering
 - Power-optimal single-V_{dd} buffer insertion [Lillis, JSSC'96]
 - Delay-optimal buffered tree generation [Cong, DAC'00; Alpert, TCAD'02]
- Previous work for dual-V_{dd} buffering
 - Power-optimal dual-V_{dd} buffer insertion and buffered tree construction [Tam, DAC'05]
- Problem remains
 - Power aware buffering suffers from the expensive computational cost
 - Dual-V_{dd} buffers dramatically increase computational complexity

Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work

Motivation Major Contributions

Major Constributions

- Focus on speedup for power-aware dual-V_{dd} buffer insertion and buffered tree construction
- Propose three speedup techniques for power optimized dual-V_{dd} buffer insertion based on interconnect prediction and sampling
 - Pre-buffer Slack Pruning (PSP) extended from the one presented in [Shi, DAC'03]
 - Predictive Min-delay Pruning (PMP)
 - 3D sampling
 - Runtime grows linearly *w.r.t.* the tree-size and we achieve 50x speedup compared with [Tam, DAC'05]
- Incorporate the fast buffer insertion and grid reduction in power optimized buffered tree construction algorithm

臣

Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work

Motivation Major Contributions

Major Constributions

- Focus on speedup for power-aware dual-V_{dd} buffer insertion and buffered tree construction
- Propose three speedup techniques for power optimized dual-V_{dd} buffer insertion based on interconnect prediction and sampling
 - Pre-buffer Slack Pruning (PSP) extended from the one presented in [Shi, DAC'03]
 - Predictive Min-delay Pruning (PMP)
 - 3D sampling
 - Runtime grows linearly *w.r.t.* the tree-size and we achieve 50x speedup compared with [Tam, DAC'05]
- Incorporate the fast buffer insertion and grid reduction in power optimized buffered tree construction algorithm

Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work

Motivation Major Contributions

Major Constributions

- Focus on speedup for power-aware dual-V_{dd} buffer insertion and buffered tree construction
- Propose three speedup techniques for power optimized dual-V_{dd} buffer insertion based on interconnect prediction and sampling
 - Pre-buffer Slack Pruning (PSP) extended from the one presented in [Shi, DAC'03]
 - Predictive Min-delay Pruning (PMP)
 - 3D sampling
 - Runtime grows linearly *w.r.t.* the tree-size and we achieve 50x speedup compared with [Tam, DAC'05]
- Incorporate the fast buffer insertion and grid reduction in power optimized buffered tree construction algorithm

Modeling Dual-*V_{dd}* Buffering Problem Formulation

1 Introduction



Preliminaries

- Modeling
- Dual-V_{dd} Buffering
- Problem Formulation
- 3 Fast Buffering Techniques
- A Speedup Techniques for Buffered Tree Construction

Introduction

5 Conclusions and Future Work

・ロト ・回 ト ・ヨト ・ヨト

Modeling Dual-V_{dd} Buffering Problem Formulation

Delay, Slew and Power Modeling

- Elmore Delay Model
 - The delay of wire with length / is

Introduction

$$d(l) = (\frac{1}{2} \cdot c_w \cdot l + c_{load}) \cdot r_w \cdot l$$
(1)

• The delay of a buffer *d*_{buf} is

$$d_{buf} = d_{int} + r_o \cdot c_{load} \tag{2}$$

• Bakoglus slew metric (Elmore delay times In9)

Power Model

Wire power dissipation

$$E_w = 0.5 \cdot c_w \cdot I \cdot V_{dd}^2 \tag{3}$$

- Lumped buffer dynamic/short-circuit power
- Can be easily extended to leakage power

Modeling Dual-V_{dd} Buffering Problem Formulation

Dual-*V_{dd}* Buffering

Intuitions for power aware dual-V_{dd} buffering

Introduction

- High V_{dd} buffers drive critical interconnect edges for timing optimization
- Low V_{dd} buffers drive non-critical interconnect edges for power
- 3 Achieves power saving since power is proportional to $\alpha \cdot V_{dd}^2$
- Suffer no loss of delay optimality

Constraints in dual-V_{dd} buffering

- Disallowing low V_{dd} drives high V_{dd}
 - Not affect optimality [Tam, DAC'05]
 - Exclude power and delay overhead of level converters

() < </p>

Modeling Dual-V_{dd} Buffering Problem Formulation

Problem Formulation

Dual- V_{dd} buffer insertion and sizing (dBIS)

- Given
 - An interconnect fanout tree with source n_{src}, sink nodes n_s and Steiner points n_p
 - Buffer stations n_b

Find

• A buffer size and V_{dd} level assignment

Introduction

- Such that (objective)
 - The RAT q_n^{src} at the source n_{src} is met
 - The power consumed by the interconnect tree is minimized
 - Slew rate at every input of the buffers and the sinks n_s is upper bounded by the slew rate bound s

Modeling Dual-V_{dd} Buffering Problem Formulation

Problem Formulation

Dual *V_{dd}* Buffered Tree Construction (dTree)

Introduction

- Given
 - An un-routed net with source n_{src} and sink nodes n_s
 - Buffer stations n_b
- Find
 - A routing for the buffered tree
 - A buffer size and V_{dd} level assignment
- Such that (objective)
 - The RAT q_n^{src} at the source n_{src} is met
 - The power consumed by the interconnect tree is minimized
 - Slew rate at every input of the buffers and the sinks n_s is upper bounded by the slew rate bound s̄

Baseline Algorithm Data Structure for Pruning 3D Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

1 Introduction

Preliminaries



Fast Buffering Techniques

- Baseline Algorithm
- Data Structure for Pruning
- 3D Sampling
- Pre-buffer Slack Pruning
- Predictive Min-delay Pruning
- Experimental Results for Fast Dual-V_{dd} Buffering

4) Speedup Techniques for Buffered Tree Construction

Baseline Algorithm Data Structure for Pruning 3D Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

ヘロン 人間 とくほ とくほう

Baseline Algorithm Flow

- Based on [Lillis, JSSC'96]
- Oynamic programming with partial solution (option) pruning
- Solutions must now record downstream V_{dd} levels for buffering to prevent $V_{dd}L \Rightarrow V_{dd}H$, which removes unnecessary search in solution space
- Still quite slow for large nets

Definition (Domination)

In node *n*, option $\Phi_1 = (rat_1, cap_1, pwr_1, \theta)$ dominates $\Phi_2 = (rat_2, cap_2, pwr_2, \theta)$, if $rat_1 \ge rat_2, cap_1 \le cap_2$, and $pwr_1 \le pwr_2$

Baseline Algorithm Data Structure for Pruning 3D Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

・ロン ・回 と ・ ヨン ・ ヨン

Options are indexed by capacitive values

- Few options left after power-delay sampling [Tam, DAC'05] under the same capacitive index
- A linear list is used to store options under the same capacitive value
- Capacitive values are organized by a binary search tree

Introduction Preliminaries Fast Buffering Techniques Speedup Techniques for Buffered Tree Construction Conclusions and Future Work Baseline Algorithm Data Structure for Pruning SD Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

- Options are indexed by capacitive values
- Few options left after power-delay sampling [Tam, DAC'05] under the same capacitive index
 - A linear list is used to store options under the same capacitive value
 - Capacitive values are organized by a binary search tree



Hu, Tam, Jing, He

-

Baseline Algorithm Introduction Data Structure for Pruning Preliminaries **3D Sampling** Fast Buffering Techniques **Pre-buffer Slack Pruning** Speedup Techniques for Buffered Tree Construction **Predictive Min-delay Pruning** Conclusions and Future Work Experimental Results for Fast Dual-V_{dd} Buffering

- Options are indexed by capacitive values
- Few options left after power-delay sampling [Tam, DAC'05] under the same capacitive index
- A linear list is used to store options under the same capacitive value
 - Capacitive values are organized by a binary search tree



Hu, Tam, Jing, He

Baseline Algorithm Data Structure for Pruning **3D Sampling** Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

・ロン ・回 と ・ ヨン ・ ヨン

Motivation for 3D Sampling

Power-delay sampling has shown effectiveness [Tam, DAC'05]

The size of the third dimension (capacitive values) increases significantly for large testcases

Sampling on all dimensions in power-delay-capacitance solution space is necessary

Baseline Algorithm Data Structure for Pruning **3D Sampling** Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

・ロン ・回 と ・ ヨン ・ ヨン

Motivation for 3D Sampling

- Power-delay sampling has shown effectiveness [Tam, DAC'05]
- The size of the third dimensiton (capacitive values) increases significantly for large testcases

node#	sink#	> 100	> 50
515	299	14%	62%
784	499	17%	64%
1054	699	28%	65%
1188	799	33%	71%

Sampling on all dimensions in power-delay-capacitance solution space is necessary

Baseline Algorithm Data Structure for Pruning **3D Sampling** Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

・ロン ・回 と ・ ヨン ・ ヨン

Motivation for 3D Sampling

- Power-delay sampling has shown effectiveness [Tam, DAC'05]
- The size of the third dimensiton (capacitive values) increases significantly for large testcases

node#	sink#	> 100	> 50
515	299	14%	62%
784	499	17%	64%
1054	699	28%	65%
1188	799	33%	71%

Sampling on all dimensions in power-delay-capacitance solution space is necessary

Baseline Algorithm Data Structure for Pruning 3D Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

(b) 3D sampling

The idea of 3D sampling is to pick only a certain number of options among all options uniformly over the power-delay-capacitance space for upstream propagation



(a) 2D sampling

Hu, Tam, Jing, He Fast Dual-V_{dd} Buffering

Baseline Algorithm Data Structure for Pruning 3D Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

(ロ) (部) (E) (E) (E)

Pre-buffer Slack Pruning (PSP) [Shi, ASPDAC'05]

Suppose R_{min} is the minimal resistance in the buffer library. For two non-redundant options $\Phi_1 = (rat_1, cap_1, pwr_1, \theta_1)$ and $\Phi_2 = (rat_2, cap_2, pwr_2, \theta_2)$, where $rat_1 < rat_2$ and $cap_1 < cap_2$, then Φ_2 is pruned, if $(rat_2 - rat_1)/(cap_2 - cap_1) \ge R_{min}$

Extension for Dual-V_{dd} PSP

Choose a proper high / low V_{dd} buffer resistance R_H / R_L for PSP to avoid overly aggressive pruning

2 If
$$\theta = true$$
, $R_{min} = R_H$. Otherwise, $R_{min} = R_L$.

- Assume a continuous number of buffers and buffer sizes
- The optimum unit length delay, *delay_{opt}*, is given by [Bakoglou, book, 1990]

$$delay_{opt} = 2\sqrt{r_s c_o r c} (1 + \sqrt{\frac{1}{2}(1 + \frac{c_p}{c_o})})$$
(4)

 (4) calculates the lower bound of delay from any node to the source

Predictive min-delay pruning (PMP)

A newly generated option $\Phi = (rat, cap, pwr, \theta)$ is pruned if $rat - delay_{opt} \cdot dis(v) < RAT_0$, where RAT_0 is the target RAT at the source, dis(v) is the distance of the node-to-source path

Baseline Algorithm Data Structure for Pruning 3D Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

・ロン ・回 と ・ ヨン ・ ヨン

Experimental Settings



Table: Settings for the 65nm global interconnect.

Settings	Values
Interconnect	$r_{\rm W} = 0.186 \Omega/\mu m, c_{\rm W} = 0.0519 {\it fF}/\mu m$
V _{dd} H Buffer	$c_{in} = 0.47 fF, V_{dd}^{H} = 1.2V$
(min size)	$r_{o}^{H} = 4.7 k\Omega, d_{b}^{H} = 72 ps, E_{b}^{H} = 84 fJ$
V _{dd} L Buffer	$c_{in} = 0.47 fF, V_{dd}^L = 0.9 V$
(min size)	$r_{o}^{L} = 5.4k\Omega, d_{b}^{L} = 98ps, E_{b}^{L} = 34fJ$
Level converter	$c_{in} = 0.47 fF, E_{LC} = 5.7 fJ$
(min size)	$d_{LC} = 220 ps$

Randomly generate and route 10 nets by GeoSteiner

Baseline Algorithm Data Structure for Pruning 3D Sampling Pre-buffer Slack Pruning Predictive Min-delay Pruning Experimental Results for Fast Dual-V_{dd} Buffering

・ロト ・回 ト ・ヨト ・ヨト

Experimental Settings



Table: Settings for the 65nm global interconnect.

Settings	Values
Interconnect	$r_{\rm W} = 0.186 \Omega/\mu m, c_{\rm W} = 0.0519 {\it fF}/\mu m$
V _{dd} H Buffer	$c_{in} = 0.47 fF, V_{dd}^{H} = 1.2V$
(min size)	$r_{o}^{H} = 4.7 k\Omega, d_{b}^{H} = 72 ps, E_{b}^{H} = 84 fJ$
V _{dd} L Buffer	$c_{in} = 0.47 fF, V_{dd}^L = 0.9 V$
(min size)	$r_{o}^{L} = 5.4k\Omega, d_{b}^{L} = 98ps, E_{b}^{L} = 34fJ$
Level converter	$c_{in} = 0.47 fF, E_{LC} = 5.7 fJ$
(min size)	$d_{LC} = 220 ps$

Randomly generate and route 10 nets by GeoSteiner

			runtime (s	2)			del	av		power			
			Tuntime (a	<i>)</i>			uei	ay			pov	101	
net	DVB	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all
s1	36	15	2	3	1	1.01	1.01	1.01	1.01	1.06	1.00	1.06	0.99
s2	62	19	4	5	2	1.01	1.00	1.01	1.00	0.98	1.01	0.97	1.00
s3	96	36	10	7	4	1.02	1.00	1.01	1.00	0.94	0.98	0.96	0.98
s4	264	50	16	14	6	1.02	1.00	1.01	1.00	1.00	0.99	1.01	1.04
s5	640	71	46	32	20	1.05	1.00	1.03	1.01	0.99	0.99	0.95	0.98
s6	987	101	77	42	34	1.06	1.01	1.03	1.01	1.04	1.00	1.05	1.01
s7	2232	209	135	80	59	1.08	1.00	1.06	0.99	0.98	0.95	1.00	0.99
s8	3427	309	219	127	89	1.08	1.00	1.07	1.00	0.99	1.00	0.95	0.97
s9	5625	327	256	133	95	1.08	1.01	1.08	1.01	1.04	1.03	1.02	1.03
ave	1485	128	85	49	34	1.06	1.00	1.04	1.00	1.00	0.99	1.00	1.00
	1	1 10	<u>1</u> 15	$\frac{1}{30}$	1 50								

- Accompanied with substantial speedup, 3D sampling brings significant error for large testcases
- Oombining PSP/PMP with 3D sampling improves runtime and solution quality
- PSP / PMP prunes many redundant options and 3D sampling can always select option samples from a good candidate pool

			runtime (s	2)			del	av		power			
			Tuntime (a	<i>)</i>			uei	ay			pov	101	
net	DVB	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all
s1	36	15	2	3	1	1.01	1.01	1.01	1.01	1.06	1.00	1.06	0.99
s2	62	19	4	5	2	1.01	1.00	1.01	1.00	0.98	1.01	0.97	1.00
s3	96	36	10	7	4	1.02	1.00	1.01	1.00	0.94	0.98	0.96	0.98
s4	264	50	16	14	6	1.02	1.00	1.01	1.00	1.00	0.99	1.01	1.04
s5	640	71	46	32	20	1.05	1.00	1.03	1.01	0.99	0.99	0.95	0.98
s6	987	101	77	42	34	1.06	1.01	1.03	1.01	1.04	1.00	1.05	1.01
s7	2232	209	135	80	59	1.08	1.00	1.06	0.99	0.98	0.95	1.00	0.99
s8	3427	309	219	127	89	1.08	1.00	1.07	1.00	0.99	1.00	0.95	0.97
s9	5625	327	256	133	95	1.08	1.01	1.08	1.01	1.04	1.03	1.02	1.03
ave	1485	128	85	49	34	1.06	1.00	1.04	1.00	1.00	0.99	1.00	1.00
	1	1 10	<u>1</u> 15	$\frac{1}{30}$	1 50								

- Accompanied with substantial speedup, 3D sampling brings significant error for large testcases
 - Combining PSP/PMP with 3D sampling improves runtime and solution quality
 - PSP / PMP prunes many redundant options and 3D sampling can always select option samples from a good candidate pool

· · · · ·			runtime (s	2)			del	av		power			
			Tuntime (a	<i>)</i>			uei	ay			pov	101	
net	DVB	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all
s1	36	15	2	3	1	1.01	1.01	1.01	1.01	1.06	1.00	1.06	0.99
s2	62	19	4	5	2	1.01	1.00	1.01	1.00	0.98	1.01	0.97	1.00
s3	96	36	10	7	4	1.02	1.00	1.01	1.00	0.94	0.98	0.96	0.98
s4	264	50	16	14	6	1.02	1.00	1.01	1.00	1.00	0.99	1.01	1.04
s5	640	71	46	32	20	1.05	1.00	1.03	1.01	0.99	0.99	0.95	0.98
s6	987	101	77	42	34	1.06	1.01	1.03	1.01	1.04	1.00	1.05	1.01
s7	2232	209	135	80	59	1.08	1.00	1.06	0.99	0.98	0.95	1.00	0.99
s8	3427	309	219	127	89	1.08	1.00	1.07	1.00	0.99	1.00	0.95	0.97
s9	5625	327	256	133	95	1.08	1.01	1.08	1.01	1.04	1.03	1.02	1.03
ave	1485	128	85	49	34	1.06	1.00	1.04	1.00	1.00	0.99	1.00	1.00
	1	1 10	<u>1</u> 15	$\frac{1}{30}$	1 50								

- Accompanied with substantial speedup, 3D sampling brings significant error for large testcases
- Combining PSP/PMP with 3D sampling improves runtime and solution quality
 - PSP / PMP prunes many redundant options and 3D sampling can always select option samples from a good candidate pool

						1								
			runtime (s	5)			del	ay		power				
net	DVB	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all	sam	pmp+sam	psp+sam	all	
s1	36	15	2	3	1	1.01	1.01	1.01	1.01	1.06	1.00	1.06	0.99	
s2	62	19	4	5	2	1.01	1.00	1.01	1.00	0.98	1.01	0.97	1.00	
s3	96	36	10	7	4	1.02	1.00	1.01	1.00	0.94	0.98	0.96	0.98	
s4	264	50	16	14	6	1.02	1.00	1.01	1.00	1.00	0.99	1.01	1.04	
s5	640	71	46	32	20	1.05	1.00	1.03	1.01	0.99	0.99	0.95	0.98	
s6	987	101	77	42	34	1.06	1.01	1.03	1.01	1.04	1.00	1.05	1.01	
s7	2232	209	135	80	59	1.08	1.00	1.06	0.99	0.98	0.95	1.00	0.99	
s8	3427	309	219	127	89	1.08	1.00	1.07	1.00	0.99	1.00	0.95	0.97	
s9	5625	327	256	133	95	1.08	1.01	1.08	1.01	1.04	1.03	1.02	1.03	
ave	1485	128	85	49	34	1.06	1.00	1.04	1.00	1.00	0.99	1.00	1.00	
	1	1 10	<u>1</u> 15	$\frac{1}{30}$	1 50									

- Accompanied with substantial speedup, 3D sampling brings significant error for large testcases
 - Combining PSP/PMP with 3D sampling improves runtime and solution quality
 - PSP / PMP prunes many redundant options and 3D sampling can always select option samples from a good candidate pool

Buffered Tree Construction Baseline Algorithm Routing Grid Reduction Experimental Results

・ロン ・回 と ・ ヨン ・ ヨン



- Preliminaries
- 3 Fast Buffering Techniques
- Speedup Techniques for Buffered Tree Construction
 Buffered Tree Construction Baseline Algorithm
 - Routing Grid Reduction
 - Experimental Results
 - Conclusions and Future Work

Buffered Tree Construction Baseline Algorithm Routing Grid Reduction Experimental Results

Baseline Algorithm

- Extend the delay optimization buffered tree construction algorithm [Cong, DAC'00]
 - Build Hanan Graph w / buffer insertion nodes according to locations of buffer stations
 - Path search on the grid by option propagation
- Option growth is exponential
- Power and dual- V_{dd} buffers further accelerate option growth

Definition (Domination)

In node *n*, option $\Phi_1 = (S_1, \mathcal{R}_1, rat_1, cap_1, pwr_1, \theta_1)$ dominates $\Phi_2 = (S_2, \mathcal{R}_2, rat_2, cap_2, pwr_2, \theta_2)$, if $S_1 \supseteq S_2, rat_1 \ge rat_2$, $cap_1 \le cap_2$, and $pwr_1 \le pwr_2$

Buffered Tree Construction Baseline Algorithm Routing Grid Reduction Experimental Results

Routing Grid Reduction

- Option growth is exponential *w.r.t.* routing grid size
- Restrict the progation direction always towards the source



(c) Before reduction (d) After reduction (elements) = 것이다 Hu, Tam, Jing, He Fast Dual-V_{dd} Buffering

Buffered Tree Construction Baseline Algorithm Routing Grid Reduction Experimental Results

< 日 > < 同 > < 回 > < 回 > < 回 > <

2

Experimental Results

- Our Fast sTree / dTree algorithm runs over 100x faster than S-Tree/D-Tree [Tam, DAC'05] within 1% power overhead
- Be able to solve the buffered tree construction problem on 10 sinks with 400+ buffer stations

te	st cas	ses			runtii	me(s)		RAT	*(ps)	power(fJ)			
name	n#	s#	nl#	S-Tree	sTree	D-Tree	dTree	S-Tree	sTree	S-Tree	sTree	D-Tree	dTree
grid.2	97	2	36	0	0	0	0	-223	-224	1492	1492	1430	1430
grid.3	165	3	142	19	1	102	5	-604	-608	3908	3456	3907	3456
grid.4	137	4	82	44	2	297	8	-582	-583	3426	3426	3131	3131
grid.5	261	5	162	2849	8	5088	37	-532	-533	4445	4355	3979	3989
grid.6	235	6	143	5200	25	13745	115	397	-399	4919	4718	4860	3718
grid.10	426	10	267	-	2346	-	3605	-	-625	-	7338	-	5915
				1	$<\frac{1}{100}$	1	$<\frac{1}{100}$	1	> 99%	1	< 101%	1	< 101%

Conclusions Future Work



- Preliminaries
- 3 Fast Buffering Techniques
- Speedup Techniques for Buffered Tree Construction
- 5 Conclusions and Future Work
 - Conclusions
 - Future Work

・ロト ・ 日 ・ ・ ヨ ・ ・ ヨ ・

Conclusions Future Work

Conclusions

- Presented efficient algorithms to dual-V_{dd} buffering for power optimization
- Studied three pruning techniques including PSP, PMP and 3D sampling
- Proposed grid reduction for buffered tree construction speedup
- Experimental results show that we obtain over 50x and 100x speedup compared with the most efficient existing algorithms [Tam, DAC'05] for dual-V_{dd} buffer insertion and buffered tree construction, respectively

・ロン ・回 ・ ・ ヨン

Conclusions Future Work

Future Work

- Further improve the efficiency of buffered tree construction by adapting hierarchical tree generation algorithm
- Slack allocation for more power reduction
 - Chip level FPGA dual-V_{dd} assignment [Lin, DAC'05]
 - Fix buffer location, assign V_{dd} levels
 - Consider multiple critical path
 - Solve as a linear programming problem
 - More freedom of ASIC buffering introduces more challenge to algorithms

・ロト ・ 日 ・ ・ 目 ・ ・ 日 ・