An Efficient Multilayer MCM Router Based on Four-Via Routing

Kei-Yong Khoo and Jason Cong

Abstract -- In this paper, we present an efficient multilayer general area router, named V4R, for MCM and dense PCB designs. One unique feature of the V4R router is that it uses no more than four interconnection vias to route every net and vet produces high quality routing solutions. Another unique feature of the V4R router is it combines global routing and detailed routing in one step and produces high quality detailed routing solutions directly from the given netlist and module placement. Several combinatorial optimization techniques, including efficient algorithms for computing a maximum weighted k-cofamily in a partially ordered set and a maximum weighted noncrossing matching in a bipartite graph, are used to solve the combined problem efficiently. As a result, the V4R router is independent of net ordering, runs much faster, and uses far less memory compared to other multilayer general area routers. We tested our router on several examples, including three industrial MCM designs from MCC. Compared with the 3-D maze router, on average the V4R router uses 44% fewer vias, 2% less wirelength, and runs 26 times faster. Compared with the SLICE router, on average the V4R router uses 9% fewer vias, 4% less wirelength, and runs 3.5 times faster. The V4R also uses fewer routing layers compared to the 3-D maze router and the SLICE router.

I. INTRODUCTION

S VLSI fabrication technology advances, interconnection and packaging technology has become a bottleneck in system performance [36], [2], [20]. The multichip module (MCM) technology has been developed recently to increase the packing density and eliminate a level of interconnection by assembling and connecting bare chips on a common substrate. The substrate consists of multiple routing layers used for chip-to-chip interconnections. Without the individual packaging for the chips, the bare chips can be placed much closer on the MCM substrate, which leads to a significant increase in packing density and reduction in interconnection lengths.

Because of the high packing density in MCM designs, the MCM routing problem is more difficult than the conventional IC or PCB routing problems. First, MCM's may have far more interconnection layers than IC's. For example, the multichip module developed for the IBM 3081 mainframe has 33 layers of molybdenum conductors (including 1 bonding layer, 5 distribution layers, 16 interconnection layers, 8 voltage reference layers, and 3 power distribution layers [4], [3]). Fujitsu's latest

Manuscript received April 7, 1993; revised March 14, 1995. This work was supported in part by the NSF Research Initiation Award MIP 9110511 and the NSF Young Investigator Award MIP 9357582. This paper was recommended by Associate Editor M. Marek-Sadowska.

IEEE Log Number 9412557.

supercomputer, the VP-2000, uses a ceramic substrate with over 50 interconnection layers [19]. Moreover, unlike routing in IC's where the routing region can be naturally decomposed into channels and switchboxes, there is no natural routing hierarchy in MCM routing. The MCM routing problem is an immense three-dimensional general area routing problem where routing can be carried out almost everywhere in the entire multilayer substrate. Finally, the line spacing is much smaller and the routing result is much denser in MCM routing as compared to those of conventional PCB routing. Thus, traditional PCB routing tools are often inadequate in dealing with MCM designs.¹

Few methods are available for multilayer MCM routing. A commonly used method for multilayer MCM designs is the three-dimensional (3-D) maze routing [19], [33]. Although this method is conceptually simple to implement, it suffers from several problems. First, the quality of the maze routing solution is very sensitive to the ordering of the nets being routed, yet there is no effective algorithm for determining a good net ordering in general. Moreover, since each net is routed independently, global optimization is difficult and the final routing solution often uses a large number of vias. Finally, 3-D maze routing requires long computational time and large memory space since it needs to store the entire routing grid and search in it. For example, one industrial MCM example that we obtained from MCC has a 45-micron routing pitch and a routing area of $152.4 \times 152.4 \,\mathrm{mm}^2$, which results in a routing grid of 3386×3386 (= 11 464 996 grid points) for a single layer and our routing solution consists of 4 layers. It is certainly not a trivial task for a 3-D maze router to store such a routing grid and search in it efficiently. Several variations to the basic maze routing algorithm, such as the line-probe routers [34], [21], [40] and the pattern routers [39], have been proposed to overcome some of the difficulties of the basic maze routing algorithm. Although these routers can speed up the routing process considerably compared to the basic maze router (especially at the early phase of the routing process when the routing region is almost empty), they still cannot overcome the common disadvantage of being net-ordering dependent and connections routed early in the routing process tend to block those which are routed later. Another maze-routing based MCM router was presented in [7], where a concurrent maze routing technique was used for

¹Besides the problem of efficient utilization of routing resource, there are also several performance issues involved in MCM routing. For example, for high-performance designs, the wires need to be modeled as lossy transmission lines, where signal reflection and cross-talk need to be taken into consideration.

K.-Y. Khoo is with the Department of Electrical Engineering, University of California, Los Angeles, CA 90024 USA.

J. Cong is with the Department of Computer Science, University of California, Los Angeles, CA 90024 USA.

pin-redistribution and single-layer and two-layer maze routing are used to complete the signal routing.

Another method for multilayer MCM routing is to divide the routing layers into several x-y layer-pairs. Nets are first assigned to x-y layer-pairs and then two-layer routing is carried out for each x-y layer-pair (the x-layer runs horizontal wires and the y-layer runs vertical wires) [23]. This approach is efficient in general, but it has to predetermine the number of the routing layers before layer assignment and it is not easy in general to consider the detailed routing information, such as constraints on via and segment locations during the layer assignment stage.

Recently, a multilayer MCM router named SLICE was developed by Khoo and Cong [29]. It computes a routing solution on a layer-by-layer basis and carries out planar routing in each layer. On average it uses 29% fewer vias and runs four times faster than the 3-D maze router. However, since planar routing can complete only a limited number of nets, a two-layer maze router was used at each layer to complete as many remaining nets as possible. The use of maze router again slows down the computation and introduces extra vias.

Several efficient routers have been proposed for silicon-onsilicon based MCM technology [36], [12], [11], [13]. Since the number of routing layers is usually small (2 layers for signal routing in most cases) in this technology, many techniques for IC routing, such as hierarchical routing and rubber-band routing, can be applied to yield good solutions. However, it is not clear how to generalize these techniques to multilayer general area routing.

In this paper, we present an efficient multilayer general area router, named V4R, for MCM and dense PCB designs. One unique feature of the V4R router is that it uses no more than four interconnection vias to route every two-terminal net² and yet produces very satisfactory routing solutions. Marek-Sadowska [32] showed a theoretical results that each twoterminal net can be routed using at most one interconnection via in a two-layer topological routing solution (this result was later generalized to multilayer topological routing by Rim, Kashiwabara, and Nakajima [37] and by Cong and Liu [9]). Although her result is interesting in theory, the resulting topological solution using one-via routing usually uses long wires and introduces congestion when mapped to a physical routing solution. Therefore, the method in [32] is usually not applied directly in practice. To our knowledge, the V4R router is the first practical multilayer general area router that guarantees to use no more than a fixed number of interconnection vias for every two-terminal net yet produces high quality physical routing solutions.

The reason to consider four-via routing is because it offers sufficient flexibility for connecting a net. In order to connect terminal p located at (0, 0) and terminal q located at (m, n), where m > 0 and n > 0, assuming the routing path is within the bounding box of p and q, one-via routing gives two

possible routes (i.e., the two L-shape routes), two-via routing gives (m+n-2) possible routes, three via-routing gives $2 \cdot m \cdot n - (m+n-2)$ possible routes. Moreover, using no more than three vias allows only monotonic routing paths. However, four-via routing gives roughly $m \cdot n(m+n-2)$ possible routes, which are usually sufficient in practice. Furthermore, four-via is the least number of vias required to allow a nonmonotone³ routing path within the bounding rectangle of (0, 0) and (m, n).

Bounding the number of vias per net permits us to efficiently route all the nets or a large number of nets simultaneously which leads to a better routing solution due to global consideration of multiple net routing at a time. Furthermore, it is helpful for via minimization and for precise delay estimation at the higher level of MCM designs. For high-performance MCM's, vias not only increase the manufacturing cost but also degrade the system performance since they form impedance discontinuities and cause reflections when the interconnections have to be modeled as transmission lines [2].

Another unique feature of the V4R router is that it combines global routing and detailed routing into one step and produces high quality detailed routing solutions directly from the given netlist and module placement. Several combinatorial optimization techniques, including computing a maximum weighted k-cofamily in a partially ordered set and a maximum weighted noncrossing matching in a bipartite graph, help us to solve the combined problem efficiently. As a result, the V4R router is independent of net ordering, runs much faster, and uses far less memory. We tested our router on several examples, including three industrial MCM designs from MCC. Compared with the 3-D maze router, on average the V4R router uses 44% fewer vias, 2% less wirelength, and runs 26 times faster. Compared with the SLICE router, on average the V4R router uses 9% fewer vias, 2% less wirelength, and runs 3.5 times faster. The V4R router also uses fewer routing layers as compared to the 3-D maze router and the SLICE router.

The remainder of this paper is organized as follows. Section II formulates the multilayer MCM routing problem. In Section III, we first give an overview of our algorithm and then describe each step of the algorithm in detail. Experimental results and comparative studies are presented in Section IV and Section V concludes the paper.

II. PROBLEM FORMULATION

The MCM routing problem consists of a set of modules, a set of nets, and a multilayer routing substrate. Modules (dies) are mounted on the top of the substrate by wire bonding, tapeautomated bonding (TAB), or flip-chip bonding with solder bump connections. The substrate consists of multiple signal routing layers, with (possible) obstacles in some routing layers, such as power/ground connections and thermal conducting vias. The I/O terminals (pads) of the modules are connected to the substrate either directly or through routing to the external pads that surround the individual modules for engineering changes [2]. The pads are brought to the first signal routing layer either directly through distribution vias or through one

²The majority of the nets in MCM designs are two-terminal nets. For example, in the MCM example of 37 VHSIC gate-arrays that we obtained from MCC, 94% of the nets are two terminals nets. A k-terminal net can be decomposed into k-1 two-terminal nets so that it can be routed using at most 4(k-1) vias by the V4R router.

³A monotone routing path is a shortest path between two terminals.




Fig. 1. Cross section of a multilayer (4 layer) routing substrate.

or more redistribution layers. The redistribution layers are required when the pad spacing does not match the line spacing on the signal routing layers. The pin redistribution problem is not studied in this paper, and the reader may refer to [8] for the solutions to the pin redistribution problem. The goal of our MCM router is to complete the connections for the I/O terminals in each net using the signal routing layers in the substrate.

The signal routing layers in the substrate are numbered from top to bottom. We assume that there is a Manhattan routing grid superimposed on each routing layer where the spacing between grid lines is determined by the routing pitch for the given technology. Two wires in adjacent signal routing layers can be connected by a via. Vias may be stacked on top of each other to form a stacked via to connect wires in nonadjacent layers. Fig. 1 shows a cross section of a sample four layer MCM routing substrate. In this paper, we assume that the distribution vias, i.e., the vias that bring the terminals to their proper routing layers, can be stacked vias, while the interconnection vias, i.e., the vias used for connection of routing segments, are nonstacked vias (i.e., vias that only connects segments in adjacent layers). These assumptions are realistic in most MCM technologies.

The output of the routing problem is a set of routing segments and vias that connect all the nets. The quality of the routing can be measured by the total wirelength, the number of vias, the number of wire bends (jogs) and the number of layers required to complete the routing. Long wire paths increase propagation time and should be avoided. Vias and wire bends degrade the signal's fidelity by introducing impedance discontinuity in signal paths thus should also be minimized. Each additional routing layer increases the manufacturing cost and thus the number of layers should also be minimized.

Now we introduce a few terminologies. In each routing layer, a horizontal grid line is referred to as a horizontal track and a vertical grid line is referred to as a vertical track. The terminals on the same horizontal track form a row, and the terminals on the same vertical track form a column. For a terminal p, let x(p) and y(p) denote the x and y coordinates (in terms of grid point coordinates) of p, respectively, and let row(p) and col(p) denote the row number and the column number of p, respectively. Two adjacent rows form a horizontal channel, and two adjacent columns form a vertical channel. (See Fig. 2.) The channel formed between the ith and (i+1)th rows (columns) is named the ith horizontal




Fig. 2. Illustration of the definitions.

(vertical) channel.⁴ The *capacity* of a horizontal (vertical) channel is the number of horizontal (vertical) tracks in the channel. Clearly, there is no terminal inside a horizontal or a vertical channel.

III. DESCRIPTION OF THE ALGORITHM

In this section, we present the algorithm used in the V4R router that guarantees to use no more than four interconnection vias for each net. We first give an overview of the entire algorithm, and then we describe each step of the algorithm in detail.

A. Overview of the Algorithm

Our algorithm first decomposes each k-terminal net into k-1 two-terminal nets based on Prim's minimum spanning tree algorithm. Although the spanning tree topology is used for the initial multiterminal net decomposition, there are several operations in our algorithm which allow us to introduce Steiner points during the physical routing process so that the final routing solution for each net is a Steiner tree instead of a spanning tree. In the remainder of this section, we assume that each net is a two-terminal net. For each net i, let p_i denote its left terminal (i.e., the one with the smaller column number) and q_i denote its right terminal.

Each net is routed using up to five connected segments alternating between the vertical and horizontal directions. We call a horizontal segment a h-segment and a vertical segment a v-segment. There are two possible routing topologies depending on the direction of the segment connected to the left terminal or to the right terminal as shown in Fig. 3. The type-1 topology begins with the left v-stub from the left terminal, followed by the left h-segment, the main v-segment, the right h-segment, and ending at the right terminal with the right v-stub. The type-2 topology begins with the left h-stub, followed by the left v-segment, the main h-segment, the right v-segment, and ending with the right h-stub. These two types of routing

⁴Since the terminals are usually not distributed uniformly in the top layer, the widths of horizontal or vertical channels in each layer may vary significantly. In some MCM technology, several redistribution layers under the top layer are provided for redistributing terminals uniformly before actual routing. After terminal redistribution, the horizontal or vertical channel widths do not vary much. The experimental results in Section IV are based on the designs without terminal redistribution. We expect that even better results will be achieve if the terminal redistribution technique is applied (at the expense of having extra layers for terminal redistribution).




Fig. 3. The two "orthogonal" four-via routing topologies.

topologies are "orthogonal" to each other. Since each net is routed with no more than five segments, it is clear that each net uses at most four interconnection vias.

The V4R router routes two adjacent layers at a time, the odd-number layer is for v-segments and the even-number layer is for h-segments. When routing in the current layer-pair, the V4R router maintains a list, named $L_{\rm next}$, which consists of the nets to be routed in the next layer-pair. For each layer-pair, it processes column by column starting from the left-hand side. At each column c, the V4R router executes the following four steps:

- 1) Horizontal track assignment of the right terminals: For each right terminal q_i whose left terminal p_i is in column c, we try to connect q_i to an appropriate horizontal track t_i^r which is free between $col(p_i)$ and $col(q_i)$, using the right v-stub in column $col(q_i)$. The nets that are successfully assigned to feasible tracks are designated as type-1 nets and they will be routed with the type-1 topology. The remaining nets are designated as type-2 nets and they will be routed with the type-2 topology. For example, Fig. 4(a) shows the track assignment for the right terminals q_1 and q_3 , which implies that nets 1 and 3 will be routed using the type-1 topology. For a type-1 net i, its right k-segment will be routed in track t_i^r . For a type-2 net j, its right k-stub will be routed in row $row(q_j)$.
- 2) Horizontal track assignment of the left terminals: There are two phases in this step that process the type-1 and type-2 left terminals independently. In Phase 1, we try to connect each type-1 left terminal p_i in the current column c to an appropriate horizontal track t_i^l using the left v-stub in column c. The left h-segment of a type-1 net i will be routed in track t_i^l . For example, Fig. 4(b) shows the track assignment of the type-1 left terminals p_1 and p_3 . In Phase 2, we try to assign a horizontal track for the main h-segment for type-2 left terminals. Note that the main h-segment can be connected to the left terminal only after its left h-stub and left v-segment are routed. Fig. 4(b) shows the track assignment for the type-2 terminal p_2 . In both phases, if a terminal p_i cannot be assigned a track, then we rip up all the routed segments

of net i and add i to the list $L_{\rm next}$ to be propagated to the next layer-pair.

A net is *active* if its left and right terminals have been assigned the appropriate horizontal tracks yet its routing has not been completed. Clearly, for a type-1 active net, the main v-segment needs to be routed to complete the routing. For a type-2 active net, the left v-segment followed by the right v-segment and the main h-segment need to be routed to complete the routing. A v-segment of net i is *pending* if it satisfies any one of the following three conditions: 1) it is the main v-segment of a type-1 active net; 2) it is an unrouted left v-segment of a type-2 active net; and 3) it is an unrouted right v-segment of a type-2 active net, its left v-segment has been routed, and the row $row(q_i)$ is free between $col(q_i)$ and column c. The next two steps to be carried out at column c are:

- 3) Routing in the vertical channel: Select a maximum subset of the pending v-segments and route them in the cth vertical channel CH_c . (The Remaining v-segments will be routed in subsequent vertical channels.) Clearly, the density of the selected v-segments should not exceed the capacity of CH_c . In Fig. 4(c), the nets 1, 2, 3, and 4 are all active nets but only the main v-segments of nets 1 and 3 and the left v-segment of net 2 are the pending v-segments and all of them are routed in CH_c .
- 4) Extending to the next column: We extend the left h-segments of the remaining active nets to column c+1. If the h-segment of an active net i is blocked, we rip up all the routed segments of net i and add i into the list $L_{\rm next}$, which will be routed in subsequent routing layers. For example, In Fig. 4(d) the h-segments of nets 2 and 4 are extended to column c+1.

After these four steps, we move to column c+1. After we have processed all the columns in the current layer-pair, we move to the next layer-pair and route the nets in $L_{\rm next}$. The scanning direction is reversed between the layer-pairs to better utilize the routing resources.

It is clear that our algorithm generates detailed routing solutions directly without going through the conventional global routing step. The success of our algorithm depends on the efficient implementation of the above four steps which are carried out at every column. We have developed very efficient




Fig. 4. Overivew of the algorithm: the four steps when processing a column c.

algorithms for the four steps based on several combinatorial optimization techniques. The first step is reduced to the problem of finding a maximum weighted bipartite matching, which can be solved in $O(n_c^3)$ time (where n_c is the number of left terminals in column c). Phase 1 of the second step is reduced to the problem of finding a maximum noncrossing matching in a bipartite graph, which can be solved in $O(h_c \log h_c)$ time (where h_c is the number of unoccupied horizontal tracks at current column c). Phase 2 of the second step is again reduced to a maximum weighted bipartite matching, which can be solved in $O(n_c^{'3})$ time (where n_c' is the number of type-2 left terminals in column c). The third step is reduced to the problem of finding a maximum weighted k-cofamily in a partially ordered set, which can be solved optimally in $(k_c m_c^2)$ time (where k_c in the capacity of the vertical channel CH_c and m_c is the number of active nets that cross column c). The forth step can be carried out easily. In the remainder of this section, we shall discuss the four steps in detail.

B. Horizontal Track Assignment of the Right Terminals

Assume that c is the current column being processed. There are two phases in this step. In the first phase, we determine the terminals for type-1 nets and assign horizontal tracks to them at the same time. In the second phase, we determine the terminals for the type-2 nets.

1) Phase 1: Let $Q_c = \{q_1, q_2, \dots q_{n_c}\}$ be the set of the corresponding right terminals of the left terminals in column c. A horizontal track is feasible for q_i if i) it is an unoccupied track and is free between column c and column $col(q_i)$ (excluding columns c and $col(q_i)$), or ii) it is occupied by a left or right terminal of net i. The objective of this step is to connect each q_i to an appropriate feasible track t_i using the right v-stub so that t_i is reserved for the right hsegment of $net(q_i)$. We build a bipartite graph RG_c in which $q_1, q_2, \cdots q_{n_c}$ are the nodes on the right-hand side and the union of the feasible horizontal tracks of q_i 's are on the lefthand side. There is an edge (q_i, t_j) if track t_j is feasible for q_i and we can connect q_i to track t_j using a right v-stub in column $col(q_i)$ without crossing other terminals. For example, Fig. 5(a) shows the right terminals in Q_c and Fig. 5(b) shows the corresponding bipartite graph RG_c .

Moreover, if q_i and q_j are in the same column (say, $y(q_i) < y(q_j)$) and there is no other terminals between q_i and q_j , we only allow q_i to be adjacent to tracks below $\frac{1}{2}(y(q_i) + y(q_j))$ and q_j to be adjacent to tracks above $\frac{1}{2}(y(q_i) + y(q_j))$ in RG_c . (For example, in Fig. 5(b), edges (q_2, t_3) and (q_4, t_2) are not in RG_c although t_3 is feasible for q_2 and t_2 is feasible for q_4 .) With this modification of RG_c , it is not difficult to show that any matching in RG_c corresponds to a valid track assignment of the right terminals in Q_c . The nets whose right terminals are successfully matched in the




Fig. 5. Construction of the bipartite graph RG_c .

matching are qualified as type-1 nets, and they will be routed with the type-1 topology.

2) Phase 2: For the nets whose terminals are not matched in Phase 1, they become the candidates of type-2 nets. These nets will be routed with the type-2 topology.

To optimize the track assignment in Phase 1, we assign an integer weight to each edge (q_i,t_j) in RG_c . Intuitively, if the horizontal track t_j is in the vertical interval formed by $y(p_i)$ and $y(q_i)$ (called the *preferred interval* of q_i), the edge (q_i,t_j) has a large weight (since assigning q_i to t_j in this case minimizes the wirelength). The weight of (q_i,t_j) decreases as t_j moves away from the preferred interval. Hence, our objective in this phase is to find a maximum weighted matching in RG_c .

It is well known that the maximum weighted matching problem in a bipartite graph can be reduced to the minimum cost maximum flow problem in a network which has a cubic time optimal solution (the reader may refer to [16] and [42] for the details of the reduction). This result leads to an $O((h_c'+n_c)^3)$ time algorithm for computing a maximum weighted matching⁵ in RG_c , where h_c' is the number of the nodes on the left-hand side in RG_c (i.e., the total number of feasible tracks for all the terminals in Q_c) and n_c is the number of nodes on the right-hand side in RG_c (i.e., the number of right terminals in Q_c , which equals to the number of left terminals in column c). Usually, h_c' is much larger than n_c , and a straightforward application of the minimum cost maximum flow algorithm could be inefficient. We show that

the bipartite graph RG_c can be simplified as follows. For each node q_i in RG_c , if there are more than n_c edges incident to q_i , we first sort these edges according to the decreasing order of their weights. Then, we keep the first n_c edges (i.e., the edges with large weights) and remove the remaining edges from the graph RG_c . The simplified graph is named RG_c' . Then, we have the following result:

Lemma 1: A maximum weighted matching in the simplified graph RG_c' is also a maximum weighted matching in RG_c .

Proof: For each edge (t_i,q_j) in the maximum weighted matching M of RG_c , it must be the case that (t_i,q_j) is one of the n_c highest weighted edges connected to q_i . Otherwise we can always replace (t_i,q_j) by a "free" edges from the n_c highest weighted edges from q_i which is not incident to any matched left-hand node. Therefore, M is also a maximum weighted matching in RG'_c .

Theorem 1: The horizontal track assignment of the right terminals can be carried out optimally in $O(n_c^3)$ time, where n_c is the number of left terminals in column c.

Proof: The optimal track assignment for the right terminals is reduced to finding the minimum cost maximum flow in the simplified bipartite graph RG'_c . Using the algorithm in [42, p. 110], this can be solved in $O(|M| \cdot m \log_{(2+m/n)} n)$ time where n and m are the number nodes and edges in RG'_c respectively and |M| is the size of the maximum matching. Since the number of edges in RG'_c is at most $n_c \cdot n_c$ (n_c number of edges for each of the n_c right-hand nodes), the optimal track assignment can be solved in $O(n_c^3)$ time.

This theorem shows that a maximum weighted matching in RG_c' can be computed in $O(n_c^3)$ time, independent of the total number of feasible tracks h_c' . We observed a considerable speed-up when Lemma 1 was applied by the V4R router so that it computes a maximum weighted matching in RG_c' instead

 $^{^5}$ An $O((h_c'+n_c)^{2.5})$ time algorithm is available [22] for computing a maximum cardinality bipartite matching in RG_c (assuming each edge in RG_c has unit weight). However, our experience indicates that nonweighted matching usually does not give satisfactory routing results. When computing a maximum weighted bipartite matching, the $O(n^3)$ time algorithm is the best available one for practical implementation (without using complex data structures).




Fig. 6. Construction of the bipartite graph LG_c .

of in RG_c . Note that for a square routing substrate with n evenly distributed 2-terminal nets, n_c is in the order of \sqrt{n} . In this case, the maximum weighted matching in RG'_c can be computed in $O(n^{1.5})$.

C. Horizontal Track Assignment for the Left Terminals

In this step, we assign the horizontal tracks independently for type-1 and type-2 terminals in Phase 1 and Phase 2, respectively.

1) Phase 1: Let $P_c = \{p_1, p_2, \cdots, p_{n_c}\}$ be the type-1 left terminals in the current column c sorted according to the increasing order of their row numbers. A horizontal track is unoccupied if it is not used by any left h-segment of an active net nor is it reserved for any h-segment of an active net. The objective of this step is to connect each type-1 left terminal in P_c to an appropriate unoccupied horizontal track using a left v-stub in column c.

Our algorithm again builds a bipartite graph LG_c in which each node on the left-hand side represents a left terminal p_i in P_c and each node on the right-hand side represents unoccupied horizontal track t_i . There is an edge (p_i, t_i) in LG_c if p_i can be connected to track t_i using a left v-stub in column c without crossing other terminal in the same column. For example, Fig. 6(a) shows the left terminals and the unoccupied tracks at column c, and Fig. 6(b) shows the corresponding bipartite graph. It is clear that a horizontal track assignment of the left terminals corresponds to a matching in LG_c . Moreover, since two v-stubs of two different nets cannot intersect, we require the matching to be noncrossing, i.e., there do not exist two edges (p_{i_1}, t_{j_1}) and (p_{i_2}, t_{j_2}) in the matching such that $i_1 < i_2$ but $j_1 > j_2$. Furthermore, each edge (p_i, t_j) may have a weight $w(p_i, t_j)$ which indicates the preference of assigning track t_i to p_i . In general, p_i prefers an unoccupied track which is free between columns

c and $col(q_i)$ (or as close to column $col(q_i)$ as possible). Therefore, to find a best track assignment of the left terminals in column c, we want to compute a maximum weighted noncrossing matching in the bipartite graph LG_c . In fact, we want to generalize the definition of a noncrossing matching as follows: if p_{i_1} and p_{i_2} are of the same net, then we allow both (p_{i_1}, t_j) and (p_{i_2}, t_j) to be in a noncrossing matching, i.e., we allow both p_{i_1} and p_{i_2} to be connected to a common track t_i if they are of the same net. (Note that in this case, a Steiner point is introduced in the routing solution of the net.) Consequently, we want to find a generalized maximum weighted noncrossing matching in LG_c . The maximum *cardinality* noncrossing matching problem has been studied extensively in the past in various forms, such as finding the longest common subsequences [24], finding the longest upsequence [17], and the longest chain in the two dimensional plane. The best reported complexity is $O(n \log n)$ [1]. The results in [9] and [38] lead to polynomial time algorithms for computing the maximum weighted noncrossing matching in k-layers. However, these algorithms do not apply to the generalized maximum weighted noncrossing matching problem we are interested in, which allows the edges of the same net to share a vertex in the matching solution. In general, the edges in LG_c belongs to a number of different nets, allowing only edges of the same nets to share a vertex in the matching solution makes the existing algorithms not applicable.

We applied the algorithm by Khoo and Cong presented in [29] which reduces the problem of computing a generalized maximum weighted noncrossing matching to the problem of computing a maximum weighted chain in the x-y plane. According to their results, we have:

Lemma 2: A generalized maximum weighted noncrossing matching in a bipartite graph can be computed in

 $O(m \log m)$ time, where m is the number of edges in the graph.

In our case, m corresponds to the number of edges in LG_c . Moreover, we can show that LG_c is not too dense.

Lemma 3: Let h_c be the number of unoccupied horizontal tracks at column c, then the number of edges in LG_c is no more than $2h_c$.

Proof: For each right-hand node t_j in LG_c representing an unoccupied horizontal track at column c, there are at most two left-nodes p_i and p_j connected to y_j , where p_i and p_j corresponds to the terminals at column c, which are immediately above or below t_j respectively. Therefore, the number of edges is at most $2h_c$.

Combining Lemma 2 and Lemma 3, we have

Theorem 2: The horizontal track assignment of the left type-1 terminals in column c can be carried out optimally in $O(h_c \log h_c)$ time, where h_c is the number of unoccupied horizontal tracks at column c.

2) Phase 2: Let $P'_c=\{p'_1,p'_2,\cdots,p'_{n'_c}\}$ be the type-2 left terminals in the current column c. For a terminal q, let $free_col(q)$ be the leftmost column such that row(q)is free between columns $free_col(q)$ and col(q). Then, a feasible track for a left terminal p_i is a free horizontal track that does not have any terminal other than those in net ibetween column c and $free_col(q_i)$ (excluding column c but including $free_col(q_i)$) where q_i is the right terminal of p_i . The objective of this phase is to try to assign a feasible track for the main h-segments for each of the type-2 nets. Our algorithm builds a bipartite graph LG'_c in which each node on the left-hand side represents a type-2 left terminal p'_i in P'_c and each node on the right-hand side represents a feasible track for some p'_i . There is an edge (p'_i, t_i) in LG'_c if t_i is a feasible track for p'_i . A weight is assigned to to each edge depending on the length of the free feasible track. A longer free feasible track has a higher weight since the routing in that track is less likely to be blocked. Hence, our objective in this phase is to find a maximum weighted matching in LG'_c . Using a result similar to Lemma 1, we have:

Theorem 3: The horizontal track assignment of the type-2 left terminals can be carried out optimally in $O(n_c^{'3})$ time, where n_c' is the number of type-2 left terminals in column c.

Proof: The optimal track assignment for the type-2 left terminals is reduced to finding the maximum weighted matching in the bipartite graph LG''_c where LG''_c is obtained by retaining the n'_c highest weighted edges that are incident to each node representing a type-2 left terminal p_i in LG'_c . Using the same arguments as in the proof of Theorem 1, we can show that the optimal track assignment can be solved in $O(n_c^{'3})$ time.

If the left terminal of a net i is not assigned to any horizontal track at the end of this step, we rip up the existing routing segments of net i, and add net i to the list $L_{\rm next}$ to be routed in the next layer-pair.

D. Routing in a Vertical Channel

Let N_c denote the set of active nets that cross the column c. A v-segment of net $i \in N_c$ is *pending* if it satisfies any

one of the following conditions: 1) it is the main v-segment of a type-1 active net; 2) it is an unrouted left v-segment of a type-2 active net; and 3) it is the unrouted right vsegment of a type-2 active net, and its left v-segment has been routed, and the row $row(q_i)$ is free between $col(q_i)$ and column c. Moreover, in case 3), we require the endpoints of the pending right v-segment do not share common horizontal tracks with the endpoints of other pending v-segments. (This prevents introducing any vertical constraint in channel $CH_{c.}$) The objective of this step is to complete as many active nets in N_c as possible by routing their pending v-segments in the channel CH_c . Note that a type-1 net is completed when its main v-segment is routed and a type-2 net is completed when its right v-segment is routed. For each active net i in N_c , its pending v-segment corresponds to a vertical interval I_i . Let U denote the set of all pending v-segments at column c. It is not difficult to verify that no two endpoints of the pending v-segments share the same horizontal track. Therefore there is no vertical constraint⁶ when routing U in channel CH_c . Let d(S) denote the density of the interval set S. Then, we have the following result.

Lemma 4: A set of pending v-segments S can be completed in the channel CH_c if and only if $d(S) \leq k$, where k is the capacity of the channel CH_c .

Proof: Since there is no vertical constraint among any two pending v-segments, the number of tracks needed to route the v-segments in S is d(S) if we use the left-edge algorithm. Therefore, the v-segments in S can be completely routed if the channel capacity is at least d(S).

According to this lemma, to complete as many active nets as possible in CH_c , we want to select a maximum subset S of intervals from U subject to the constraint $d(S) \leq k$. In general, each interval I_i in U may have a positive weight $w(I_i)$ which indicates the priority of the net i to be completed in CH_c . In principle, if $col(q_i)$ is closer to column c, I_i has a higher weight since we want to complete the routing of the net i before we reach its right terminal. We can also assign higher weights to the timing critical nets so that they have a higher chance of being completed in the current layer-pair. Therefore, the objective of the vertical channel routing step is to select a maximum weighted subset S of intervals from U subject to the constraint that $d(S) \leq k$.

We shall show that the problem of finding a maximum weighted interval subset $S \subseteq U$ with $d(S) \le k$ is equivalent to the problem of finding a maximum weighted k-cofamily in a partially ordered set. A partially ordered set (poset) P is a collection of elements p together with a binary relation \leftarrow defined on $P \times P$ which satisfies the following three conditions [31]:

- 1) reflexive, i.e., $x \leftarrow x$ for all $x \in P$;
- 2) antisymmetric, i.e., $x \leftarrow y \& y \leftarrow x \Rightarrow x = y$; and
- 3) transitive, i.e., $x \leftarrow y \& y \leftarrow z \Rightarrow x \leftarrow z$.

A binary relation satisfying these three conditions is called a partial ordering relation. We say that x and y are related if

 $^6\mathrm{The}$ use of the conventional notion of vertical constraint [14], [45] is a little confusing here since CH_c is a vertical channel. In fact, a vertical constraint here refers to a constraint among the two horizontal segments in the same track that are to be connected to two vertical intervals in CH_c .




Fig. 7. (a) A set of vertical intervals U where I_1 and I_4 are of the same net. (b) The partially ordered set P(U) in which the dark edges show a 2-cofamily. (c) A subset of intervals S with $d(S) \le 2$ induced by the 2-cofamily.

 $x \leftarrow y$ or $y \leftarrow x$. An antichain in P is a subset of elements such that no two elements are related. A chain in P is a subset of elements such that every two of them are related. A k-family in P is a subset of elements that contains no chain of size k+1 [18]. A k-cofamily in P is a subset of elements that contains no antichain of size k+1 [18]. We can have an integer weight w(p) associated with each element p in P. For a subset X of P, the weight of X, denoted w(X), is defined to be the sum of the weights of the elements in X. A maximum weighted k-family (k-cofamily) in P is a k-family (k-cofamily) whose weight is maximum. A fundamental result on poset is a theorem due to Dilworth [15]:

Theorem 4: (Dilworth, 1950) For a poset P, if the maximum size of antichains is m, then P can be partitioned into m disjoint chains.

Now we shall define a partial ordering relation on the vertical interval set U. For two vertical intervals $I_1=(a_1,b_1)$ and $I_2=(a_2,b_2)$, we say that I_1 is $below\ I_2$, denoted as $I_1\leftarrow I_2$, if i) $b_1< a_2$; or ii) $a_1< a_2$, and $b_1< b_2$, and I_1 and I_2 segments are of the same net. Moreover, we define $I\leftarrow I$ for any I. For example, in Fig. 7(a), I_8 is below I_4 (according to condition i)), and I_4 is below I_1 if I_1 and I_4 are of the same net (according to condition ii)). Intuitively, if I_i is below I_j , then I_i and I_j can be routed in the same vertical track. Allowing two intervals of the same net to overlap is another way of introducing Steiner points.

Lemma 5: The below relation defined on U is a partial ordering relation.

Proof:

- i) For any interval $I_i = (a_i, b_i)$ in U, by definition we have $I_i \leftarrow I_i$, thus the below relation is reflexive.
- ii) Given that $I_1 \leftarrow I_2$ and $I_2 \leftarrow I_1$. If I_1 and I_2 are of different net, then $b_1 < a_2$ and $b_2 < a_1$ which is physically impossible for two different intervals, thus I_1 must be I_2 . If I_1 and I_2 are of the same net, then $a_1 < a_2 < a_1$, which is again impossible for two different intervals, thus I_1 must be I_2 . Therefore, the below relation is antisymmetric.

- iii) Given that $I_1 \leftarrow I_2$ and $I_2 \leftarrow I_3$, there are four possibilities.
 - a) I_1 and I_2 are of different nets and I_2 and I_3 are of different nets. Then $b_1 < a_2$ and $b_2 < a_3$. Since $a_2 < b_2$, thus $b_1 < a_3$ and $I_1 \leftarrow I_3$.
 - b) I_1 and I_2 are of the same net, and I_3 is of a different net. Then $b_2 < a_3$ and $b_1 < b_2$, thus $b_1 < a_3$, which implies $I_1 \leftarrow I_3$.
 - c) I_2 and I_3 are of the same net and I_1 is of a different net, then $a_2 < a_3$ and $b_1 < a_2$. Thus, $b_1 < a_3$ and $I_1 \leftarrow I_3$.
 - d) I_1, I_2 and I_3 are all of the same net. Then $a_1 < a_2, a_2 < a_3$ and $b_1 < b_2, b_2 < b_3$. Therefore, $a_1 < a_3$ and $b_1 < b_3$. Since I_1 and I_3 are of the same net, we have $I_1 \leftarrow I_3$. Therefore, the below relation is transitive.

From i)-iii), we conclude that the below relation defined on U is a partial ordering relation. $\hfill\Box$

According to Lemma 5, the vertical interval set U with the below relation forms a poset P(U). For example, Fig. 7(a) shows a set U of vertical intervals. Fig. 7(b) shows the poset P(U) formed by U under the below relation. (We use the Hasse diagram to represent P(U) in which each node represents an interval in U and each edge represents the below relation among a pair of intervals. The edges implied by the transitivity are omitted.) It is not difficult to show that a set of the intervals $S \subseteq U$ can be routed in a single vertical track if and only if S is a chain in P(U). Moreover, we have the following result.

Lemma 6: A set of vertical intervals $S \subseteq U$ (with possibly nondistinct nets) satisfies the constraint $d(S) \leq k$ if S is a k-cofamily in P(U).

Proof: If S is a k-cofamily, according to Theorem 4 by Dilworth, it can be partitioned into k disjoint chains. Since each chain has density 1, $d(S) \le k$.

Lemma 7: If a set of vertical intervals $S \subseteq U$ of distinct nets satisfies the constraint $d(S) \leq k$, then S is a k-cofamily in P(U).

Proof: If S is a set of distinct nets with $d(S) \leq k$, we can use the left-edge algorithm to route S into $\leq k$ tracks. Since any two intervals in the same track cannot be in an antichain, we conclude that S has no antichain of size k+1 or larger. \square

Note that Lemma 7 may not be true if we have intervals of the same net in S. In a pathological case, suppose we have two intervals of the same net, $I_1 = (a_1, b_1)$ and $I_2 = (a_2, b_2)$, where $a_1 < a_2$ and $b_2 < b_1$. By the definition of the below relation, I_1 is not below I_2 because the condition $b_1 < b_2$ does not hold. Therefore, I_1 and I_2 is not a 1-cofamily (i.e., chain) while $d(\{I_1, I_2\}) = 1$. However, case like this rarely happens in practice.

According to Lemma 6, the problem of finding a maximum weighted subset of intervals $S \subseteq U$ with $d(S) \leq k$ is reduced to finding a maximum weighted k-cofamily in P(U). For example, the dark edges in Fig. 7(b) shows a 2-cofamily in P(U) and Fig. 7(c) shows the corresponding interval set of density 2. The maximum weighted k-cofamily problem has been studied by Cong and Liu [9] and by Sarrafzadeh and Lou [38]. The algorithm by Cong and Liu [9] computes a maximum weighted k-cofamily in a poset in $O((n-k)n^2)$ time, and the algorithm by Sarrafzadeh and Lou [38] computes a maximum weighted k-cofamily in a poset in $O(kn^2)$ time, where n is the number of elements in the poset. Both algorithms are based on computing a minimum cost maximum flow in a network. The former is more efficient when k is large (close to n), and later is more efficient when k is small. In our case, the number of tracks in each vertical channel is usually small, so we adopted the algorithm by Sarrafzadeh and Lou in the V4R router. After we obtain a maximum weighted k-cofamily S in P(U), we can route the main v-segments which correspond to the intervals in S in k vertical tracks in channel CH_c and connect each v-segment with the corresponding left and right h-segments of the same net. According to Lemmas 4, 6, and 7, we have:

Theorem 5: Routing in the vertical channel CH_c can be carried out in $O(k_c \cdot m_c^2)$ time, where k_c is the capacity of CH_c and m_c is the number of active nets that cross column c. Moreover, when the pending v-segments are of distinct nets, the routing solution is optimal.

Note that if the main v-segment of a type-1 net is routed in CH_c , the routing of the net is completed. Similarly, if the right v-segment of a type-2 net is routed in CH_c , its routing is also completed.

E. Extending to the Next Column

After we have finished routing in the current vertical channel CH_c , we extend the h-segments of the remaining active nets to the next column c+1. If the h-segment of a net i is blocked by a terminal at column c+1, then we rip up all the routed segments of net i and add i to the list $L_{\rm next}$ to be propagated to the next layer.

After we have processed all the columns in the current layerpair, if $L_{\rm next}$ is empty then all the nets have been routed. Otherwise, we propagate the terminals of the nets in $L_{\rm next}$ to the next layer-pair and repeat the routing process on the next layer-pair. The scanning direction for the next layer-pair

is reversed from the current layer-pair to better utilize the routing resource. This is because the terminals that are scanned and processed first have a higher chance of being routed in the current layer-pair since the number of available tracks for assignment is greater. Therefore, after routing a layer-pair by scanning the routing substrate form left to right, the unrouted terminals will be more congested towards the right hand side of the routing substrate. By reversing the scanning direction for the next layer-pair, these unrouted nets will be processed first, giving them a higher chance of completion, thus leading to a better utilization of the overall routing resource.

F. Extensions to the Basic Algorithm

The algorithms described in the preceding sections are the basis of the V4R router. In this section, we describe extensions to improve the routing quality and the incorporation of net-oriented wiring rules.

1) Further Improvement of Routing Density: Three extensions are incorporated in our router to further improve the routing resource utilization. The first extension is back channel routing of the vertical segments. A back channel refers to the free vertical space left in the previous vertical routing channel. It can be used to route additional pending v-segments that are not routed in the current vertical channel due to its capacity constraint. In general, the use of back channels will lead to a slight increase in wirelength and thus it is used only when the routing in the current layer-pair is very congested and when it may help to reduce the number of required layers.

It is possible that the last routing layer-pair consists of only a few nets. In this case, we may relax the four-via constraint and re-route the next-to-last layer-pair to accommodate the few nets routed in the last layer-pair. This mode of routing is called the multivia routing where the h-segments of the remaining active nets at the current column can always be extended to the next column using one additional v-segment. (Recall that in Step 4 of the basic V4R algorithm, the nets whose h-segments are blocked when extending to the next column are ripped up and put into L_{next} to be routed in the next layer-pair.) The location of the additional v-segment is found efficiently using a simple line scan algorithm. Experimental results show that even with multivia routing, very few nets actually use more than four interconnection vias. In all the test examples, the total number of nets that used more than 4 interconnection vias is less than 7 for any example, and no net uses more than 6 interconnection vias.

The use of dedicated layers (i.e., all horizontal wires or all vertical wires on a layer) is imposed by our algorithm but seldom by the technology. When the technology allows the use of orthogonal direction wires within a single layer, considerable via reduction may be achieved by moving the v-segments from a v-layer to a h-layer when they do not intersect with any other h-segment or v-segment.

2) Incorporating Performance Constraints: Because our routing algorithm is based on efficient graph algorithms in weighted graphs, it can easily handle performance constraints, such as net criticality or layer preference. For a critical net, the edge weights associated with the net can be increased

accordingly to favor their early completion in the routing process. To accommodate layer preference, we may increase the weights of the edges associated with the terminals of those nets during the horizontal track assignments and vertical routings so that those nets have a better chance to be routed in the preferred layers.

The wirelength constraint of a critical net can also be handled easily by first limiting the range of permissible horizontal tracks for assignments of the left h-segment and the right h-segment of the net. This limits the amount of vertical routing detour (i.e., the amount of vertical wire that exceeds the vertical distance between the two terminals of the net) for a net. Clearly, the sum of this allowable vertical detour and the minimum routing length of a net must be less than its wirelength constraint. Once the horizontal track assignments are completed, the remaining allowable horizontal detour can be computed based on the wirelength constraint and the committed vertical detour as follows:

 $horizontal_detour = wirelength_bound \\ - minimum_length \\ - vertical_detour.$

The allowable horizontal detour limits the range of vertical channels that the v-segment of the net can be routed. Within its permissible vertical channels, the v-segment of the critical net has a higher weight so that it has a better chance to be routed in these channels. If it cannot be routed in these permissible channels, the partial routing of the net will be ripped up during the step when the nets are extended to the next column.

Unfortunately, due to the plane sweeping nature of our algorithm, currently it cannot handle some of the net based performance constraints that rely on effective control of the routing topology. For example, it is very difficult to perform H-tree routing on clock nets for skew minimization using our algorithm. For these special nets, it may be necessary to route them in a different layer using a different routing algorithm with better control on routing topologies, such as those used in [27], [28], [44], and [46].

IV. EXPERIMENTAL RESULTS

We have implemented the V4R router on Sun workstations using the C language. In our implementation, we limit the permissible horizontal detour (i.e., the amount of horizontal wire that exceeds the horizontal distance between the two terminals of the net) of every two-terminal net to prevent unnecessarily long routings. (The following results were obtained by setting the limit of the horizontal detour to be no more than 5% of the horizontal span of the net.) The V4R router was tested on five examples shown in Table I. The first three examples labeled test1, test2, and test3 are random examples consisting of only two-terminal nets. The last three examples labeled mcc1, mcc2-75 and mcc2-45 are industrial MCM designs provided by MCC. In particular, mcc2 is a supercomputer with 37

⁷We have made these three examples as MCM routing benchmarks for the 4th ACM/SIGDA Physical Design Workshop. These examples are available via anonymous FTP from mcnc.org in the directory pub/benchmark/PDWorkshop93/MCM_benchmarks or from the authors cong@cs.ucla.edu or khoo@cs.ucla.edu directly.

TABLE I TEST EXAMPLES

Example	number of chips	number of nets	number of pins	size of substrate (mm²)	pitch (um)	grid size
test1	4	500	1000	22.5 x 22.5	75	300 x 300
test2	9	956	1912	30 x 30	75	400 x 400
test3	9	1254	2508	37.5 x 37.5	75	500 x 500
mcc1	6	802	2495	45 x 45	75	599 x 599
mcc2-75	37	7118	14659	152.4 x 152.4	75	2032 x 2032
mcc2-45	37	7118	14659	152.4 x 152.4	45	3386 x 3386

VHSIC gate arrays, and mcc2-75 and mcc-45 are instances of the same design with 75-micron and 45-micron routing pitch, respectively. The experiments reported in this section were performed on a Sun SPARCstation 2 with 32MBytes of main memory.

The routing results obtained by the V4R router are shown in Table II. The second column shows the number of layers used by the V4R router. The third column shows the total number of vias used by the V4R router for each example, which includes both the number of stacked vias used for bringing the terminals to their proper routing layers and the number of vias used for net connection. The forth column shows the average number of interconnection vias used for net connection (i.e., excluding the stacked vias used for bringing the terminals to their routing layers) per two-terminal net. The sixth column shows the total wirelength for each of the routing solutions. We compute a wirelength lower bound for each net i using the formula

$$LB(i) = \max\left(HP(i), \frac{2}{3}MST(i)\right) \tag{1}$$

where HP(i) is the half perimeter of smallest bounding box containing all the terminals in net i, and MST(i) is the wirelength of a minimum spanning tree⁸ connecting all the terminals in net i. The wirelength lower bound of each routing example listed in the fifth column is the summation of the wirelength lower bounds of all the nets in the design. The V4R router used at most 4% more wirelength than this lower bound for all examples except for mcc1, which means that the wirelength usage of the V4R router is very close to optimal. (There are many multiterminal nets in mcc1. Among its 802 nets, 107 of them are multiterminal nets of size 4 or larger. In this case, the lower bound computed by (1) is considerably smaller than the optimal wirelength. That is why the wirelength for mcc1 by the V4R router is 15% away from the lower bound. In fact, mcc1 also contains three power/ground nets connecting 452 terminals. When these nets are excluded, the V4R router produced a 4 layer solution with 5436 vias (an average of 2.4 interconnection vias per net) and a wirelength of 384814, 14% above the lower bound.)

Table III shows the via usage (excluding the stacked vias used to bring the terminals to their routing layers) by the V4R router. For example, 2460 nets or 23.42% of the total number of nets in mcc1 use 3 interconnection vias each to complete the routing. The examples test2, test3, mcc1, mcc2-45 uses multivia routing to eliminate very sparse routing layers. In all cases, the number of nets that use more than 4 interconnection vias are no more than 6 (0.31%). Furthermore, no more than 6

⁸It is well known that the wirelength of a minimum spanning tree is no more than 1.5 times that of a minimum Steiner tree in Manhattan routing [25].

TABLE II
ROUTING SOLUTIONS BY THE V4R ROUTER

Example	no. of	no. of	ave. vias	wii	run time			
Example	layers	vias	per net	lower bound	V4R	ratio	(hr:min)	
test1	4	2250	2.5	102238	104128	1.02	0:01	
test2	4	4493	2.7	265000	271067	1.02	0:01	
test3	4	5855	2.7	426308	435466	1.02	0:03	
mcc1	4	6993	2.2	343767	394272	1.15	0:03	
mcc2-75	6	36438	2.9	5362181	5559479	1.04	1:06	
mcc2-45	4	36473	2.9	8935372	9130705	1.02	1:37	

TABLE III
VIA USAGE BY THE V4R ROUTER

Example	Number (percentage) of nets that use											
	0 via	1 via	2 vias	3 vias	4 vias	5 vias	6 vias					
test1	8(1.57)	75(12.86)	161(21.64)	171(18.69)	85(8.50)	0	0					
test2	10(1.03)	105(9.79)	274(20.36)	353(20.78)	209(10.95)	5(0.26)	1(0.05					
test3	13(1.03)	159(11.15)	367(20.47)	412(18.68)	298(11.91)	4(0.16)	1(0.04					
mcc1	104(5.79)	295(14.10)	695(24.94)	478(14.64)	119(3.52)	0	2(0.06					
mcc2-75	24(0.32)	478(5.94)	2460(23.42)	2323(18.11)	2256(14.96)	0	0					
mcc2-45	32(0.42)	586(7.18)	2016(19.81)	2892(22.13)	2014(13.35)	0	1(0.01					

TABLE IV
COMPARISON OF THE V4R ROUTER WITH THE
3-D MAZE ROUTER AND THE SLICE ROUTER

Example	mumber of layers			number of vias		total wirelength			run time (hr:min)			
	V4R	SLICE	maze	V4R	SLICE	maze	V4R	SLICE	maze	V4R	SLICE	maze
test1	4	5	4	2250	2013	2975	104128	109092	107908	0:01	0:02	0:08
test2	4	6	4	4493	5271	7127	271067	286723	273642	0:01	0:06	0:48
test3	4	6	4	5855	6892	9347	435466	459046	441552	0:03	0:12	1:40
mcc1	4	5	5	6993	6386	8794	394272	402258	397221	0:03	0:12	0:59
mcc2-75	6	7		36438	47864	-	5559479	5902818	-	1:06	8:15	-
mcc2-45	4	-		36473	-	-	9130705	-	-	1:37	-	-

interconnection vias are used for the nets that are routed using multivia routing.

Table IV shows the comparison of the V4R router with a general 3-D maze router and the SLICE router for multilayer MCM designs [29]. The 3-D maze router was implemented to penalize bends and vias usage in the routing solution. Heuristics used in line-search algorithms were also incorporated to improve its running time and the quality of the routing solution. The 3-D maze router failed to produce a routing solution for mcc2-75 and mcc2-75 because of its high memory requirement for large examples. Compared with the 3-D maze router, on average the V4R router used 44% fewer vias, 2% less wirelength, ran 26 times faster, and used equal or fewer routing layers. Compared with the SLICE router, on average the V4R router used 9% fewer vias, 2% less wirelength, ran 3.5 times faster and used 1-2 fewer routing layers.

Table V shows the comparison of the V4R router with a PCB/MCM router from a major CAD company, which we named as router X.9 Router X is a grid base router using sophisticated multipass routing, including maze routing, rip-up and rerouting, shove-aside routing, etc. These techniques were developed and refined over a number of years. It is considered to be an state-of-the-art industrial PCB/MCM router. Router X

TABLE V
COMPARISON OF THE V4R ROUTER WITH A COMMERCIALLY
AVAILABLE INDUSTRIAL ROUTER, ROUTER X

Example	number of layers		number of vias		tot wirel		run time (min:sec)	
-	V4R	router X	V4R	router X	V4R	router X	V4R	router X
test1	4	4	2250	2290	104128	103670	0:07	44:46
test2	4	4	4493	4108	271067	267080	0:17	58:30
test3	4	4	5855	5912	435466	429125	0:32	51:51
mcc1	4	4	6993	5949	394272	382151	0:31	41:14
mcc2-75	6	-	36438	-	5559479	-	15:49	-
mcc2-45	4	_	36473	-	9130705	-	23:56	-

is installed on a Hewlett-Packard HP735 workstation with 80 MBytes of main memory. The routing results by router X and V4R (V4R was re-compiled and executed on the same HP735 workstation for fair runtime comparison) are very close. On the average, router X uses 1.6% shorter wire length and 5.2% fewer vias than V4R. However, router X takes a factor of 80 to 383 times longer to complete routing for this set of benchmark examples. Moreover, router X is unable to route the two mcc2 examples due to its high memory requirement. Our current implementation of V4R uses strictly dedicated-layer routing model whereas router X allows for both horizontal and vertical routing on each layer. As a result, router X uses fewer vias. We expect that the via usage of V4R can be reduced considerably by a post-processing step using either an optimal 2-layer constrained via minimization algorithm (such as the one by Kuo, Chern, and Shih [30]) or efficient heuristic algorithms (such as the one proposed by The, Wong, and Cong [43]) for each layer pair. These post-processing operations allow both horizontal and vertical routing on each layer for via reduction (see also discussion in Section III-F-1)). One may notice that for example mcc1, router X uses 15% fewer vias than V4R. This is again due to the fact that there exists a large number of multiterminal nets in mcc1 and dedicated-layer based routers (such as V4R) tend to use more vias for multiterminal nets. We believe that with the tremendous speed advantage of V4R, its routing solution (in terms of wirelength and via usage) can be enhanced with post-processing operations.

A very important advantage of the V4R router is that it does not store the routing grid during the routing process. At any time, the V4R router needs to store only the assignment of the horizontal tracks and the vertical segments of the active nets, which leads to very low memory requirement. For a MCM substrate consisting of K layers of $L \times L$ routing planes, the memory requirement of the V4R router is $\Theta(L+n)$, where n is the number of terminals in the given design. However, the 3-D maze router needs to store the entire routing grid, which requires $\Theta(KL^2)$ amount of memory. For large MCM designs, storing the entire routing grid is very expensive or even prohibitive. For the example mcc2-45 (a supercomputer with 37 gate arrays), to store the entire routing grid of size $4 \times 3386 \times 3386$, the 3-D maze router needs 172 MBytes of memory. 10 That is why both our 3-D maze router and the maze-based industrial PCB/MCM router X failed to route the mcc2 examples on our system. The SLICE router uses

⁹We deliberately leave out the names of the company and its router, as the company provided its tool set to UCLA under a generous university program and prefer its products not to be used for direct comparison with university research tools in publications.

 $^{^{10}\,\}mathrm{Assume}$ that we use four bytes for each grid point to store the net number, routing cost, etc.

TABLE VI Examples of Current MCM Technology

Company	Size	Signal	Line	Via	Routing
		Layers	width	diameter	pitch
			(um)	(um)	(um)
NRad/Hughes [SuCh93]	3.8 x 3.8 in	4	20-25	35	50-100
Hughes [Po93]	1.8 x 3.8 in	2	25	35	75-100
Honeywell [JaJe93]			25	25	100-125

much less memory than the 3-D maze router and the router X. However, it also needs to store part of the routing grid in order to perform restricted maze routing. The memory requirement of SLICE is $\Theta(\alpha L^2)$, where α is a control parameter (usually takes value between 0.05 and 0.15). If we reduce the pitch spacing by a factor of λ , the memory requirement of the 3-D maze router, router X and the SLICE router increases by a factor of λ^2 , while the memory requirement of the V4R router increases by only a factor of λ . Therefore, for the next generation of dense packaging technology, the advantage of the V4R router will become much more significant.

V4R performs routing on a uniform routing grid which is readily applicable to a wide variety of high-density MCM technology. The 75 and 45 μ m routing pitch we use in our examples are not only suitable to the MCM technology at MCC, but also applicable to the current MCM technologies reported in the literature [41], [35], [26] as listed in Table VI.

Further reductions of routing areas may be achieved by eliminating adjacent vias and using variable pitch spacing in the vertical channels. Such techniques have been applied to the channel routing problem in the past such as [5], [6], and [10]. However, this technique is not yet implemented in the V4R router. The primary objective of the V4R router is to achieve the connectivity specified by the netlists. Other issues such as the control of signal integrity, crosstalk, and propagation delay concern the performance of the design. The specific requirement depends on the MCM technology being used and the system being designed. While we did not address these issues directly, propagation delay and crosstalk constraints can be incorporated into our router as described in Section III-F-2) and Section V. Furthermore, the low wirelength usage and the low via usage of our router (shown in Table II) in general also contributes to the minimization of propagation delay and the improvement of the signal integrity.

V. CONCLUSION AND FUTURE EXTENSIONS

We have presented an efficient multilayer general area router, named V4R, for MCM and dense PCB designs. The unique feature of the V4R router is that it uses no more than four interconnection vias to route every net and yet produces high quality routing solutions. It demonstrates elegant applications of several efficient combinatorial optimization techniques to the multilayer general area routing problem. As a result, the V4R router is independent of net ordering, runs much faster, and has far less memory requirement. Compared to the 3-D maze router and the SLICE router, the V4R router produced better quality routing solutions in much less computation time.

The cost functions in our graph based algorithms can be tuned to satisfy various performance requirements. For

instance, if routing beyond the preferred interval is penalized heavily for the timing critical nets, then the resulting routing for these nets will have shorter wirelength and smaller interconnection delay. Moreover, the vertical tracks within a vertical channel is freely permutable because of the absence of vertical constraint. Therefore, they can be ordered in such a way that the crosstalk between the vertical segments is minimized. Similarly, crosstalk minimization can be taken into consideration when assigning the horizontal tracks of the left and right terminals. The flexibility of incorporating these performance related features makes the V4R router even more attractive for high performance MCM designs.

ACKNOWLEDGMENT

The authors would like to thank Prof. C. K. Cheng at UCSB and D. Cobb at MCC for providing the two MCM industrial examples.

REFERENCES

- [1] M. Atallah and S. Kosaraju, "An efficient algorithm for maxdominance, with applications," *Algorithmica*, vol. 4, no. 2, pp. 221-236, 1989.
- [2] H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Menlo Park, CA: Addison-Wesley, 1990.
- [3] A. J. Blodgett, "Microelectronic packaging," Scientific Amer., pp. 86–96, July 1983.
- [4] A. J. Blodgett and D. R. Barbour, "Thermal conduction module: A high performance multilayer ceramic package," *IBM J. Res. Develop.*, vol. 26, pp. 30-36, Jan. 1982.
- [5] Y. Cai and D. Wong, "Efficient via shifting algorithms in channel compaction," *IEEE Trans. Computer-Aided Design*, pp. 1848–1857, Dec. 1993.
- [6] C. K. Cheng and D. N. Deutsch, "Improved channel routing by via minimization and shifting," in *Proc. Design Automat. Conf.*, June 1988.
- [7] J. Cho, K. Liao, S. Raje, and M. Sarrafzadeh, "M/sup 2/R: Multilayer routing algorithm for high-performance MCMs," *IEEE Trans. Circuits* Syst. 1, pp. 253–265, Apr. 1994.
- [8] J. D. Cho and M. Sarrafzadeh, "The pin redistribution problem in multi-chip modules," in *Proc. ASIC'91*, 1991, pp. P9-2.1.
- [9] J. Cong and C. L. Liu, "On the k-layer planar subset and via minimization problems," *IEEE Trans. Computer-Aided Design*, pp. 972–981, Aug. 1991.
- [10] J. Cong and D. F. Wong, "Generating more compactable channel routing solutions," *Integration: The VLSI J.*, vol. 9, pp. 199–214, Apr. 1990.
- [11] W. M. Dai, T. Dayan, and D. Staepelaere, "Topological routing in SURF: Generating a rubber-band sketch," in *Proc. Design Automat. Conf.*, June 1991, pp. 41-44.
- [12] W. M. Dai, R. Kong, J. Jue, and M. Sato, "Rubber band routing and dynamic data representation," in *Proc. Int. Conf. Computer-Aided Design*, Nov. 1990, pp. 52-55.
- [13] W. M. Dai, R. Kong, and M. Sato, "Routability of a rubber-band sketch," in *Proc. Design Automat. Conf.*, June 1991, pp. 45-48.
 [14] D. N. Deutsch, "A dogleg channel router," in *Proc. Design Automat.*
- [14] D. N. Deutsch, "A dogleg channel router," in *Proc. Design Automat. Conf.*, June 1976, pp. 425–433.
- [15] R. P. Dilworth, "A decomposition theorem for partially ordered set," Ann. Math., vol. 51, pp. 161-166, 1950.
- [16] L. R. Ford and D. R. Fulkerson, Flows in Networks. Princeton, NJ: Princeton, 1962.
- [17] D. Gries, The Science of Programming. New York: Springer-Verlag, 1981.
- [18] C. Greene and D. Kleitman, "The structure of Sperner k-family," J. Combinatorial Theory Ser. A, vol. 20, pp. 80-88, Jan. 1976.
- [19] A. Hanafusa, Y. Yamashita, and M. Yasuda, "Three-dimensional routing for multilayer ceramic printed circuit boards," in *Proc. Int. Conf. Computer-Aided Design*, Nov. 1990, pp. 386–389.
- [20] D. Herrell, "Multichip module technology at MCC," in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 2099–2103.
- [21] D. Hightower, "A solution to the line routing problem on a continuous plane," in *Proc. Design Automat. Workshop*, 1969, pp. 1-24.
 [22] J. E. Hopcraft and R. M. Karp, "An nsup{(5/2)} algorithm for
- 22] J. E. Hopcraft and R. M. Karp, "An nsup{(5/2)} algorithm for maximum matchings in bipartite graphs," SIAM J. Comput., vol. 2, no. 4, pp. 225-231, 1973.

- [23] J. M. Ho, M. Sarrafzadeh, G. Vijayan, and C. K. Wong, "Layer assignment for multichip modules," *IEEE Trans. Computer Aided-Design*, vol. 9, pp. 1272–1277, Dec. 1990.
- [24] J. Hunt and T. Szymanski, "A fast algorithm for computing longest common subsequences," in *Commun. ACM*, May 1977, pp. 350–353.
- [25] F. K. Hwang, "On Steiner minimal trees with rectilinear distance," SIAM J. Appl. Math., vol. 30, pp. 104-114, Jan. 1976.
- [26] W. Jacobsen et al., "Application of MCM-C and MCM-D for spaceborne data processors," in Proc. Int. Conf. Exhibition Multichip Modules, Apr. 1993, pp. 525-538.
- [27] M. Jackson, A. Srinivasan, and E. S. Kuh, "Clock routing for high-performance IC's," in *Proc. Design Automat. Conf.*, June 1990, pp. 573-579.
- [28] A. Kahng, J. Cong, and G. Robins, "Hilng-performance clock routing based on recursive geometric matching," in *Proc. Design Automat. Conf.*, June 1991, pp. 322–327.
- [29] K.-Y. Khoo and J. Cong, "A fast multilayer general area router for MCM designs," *IEEE Trans. Circuits Syst. II*, pp. 841–851, Nov. 1992.
- [30] Y. S. Kuo, T. C. Chern, and W. K. Shih, "Fast algorithm for optimal layer assignment," in *Proc. Design Automat. Conf.*, June 1988, pp. 554-559.
- [31] C. L. Liu, Elements of Discrete Mathematics. New York: McGraw-Hill, 1977.
- [32] M. Marek-Sadowska, "An unconstrained topological via minimization problem for two-layer routing," *IEEE Trans. Computer-Aided Design*, vol. CAD-3, pp. 184–190, July 1984.
 [33] R. Miracky et al., "Technology for rapid prototyping of multi-chip
- [33] R. Miracky et al., "Technology for rapid prototyping of multi-chip modules," in Proc. Int. Conf. Comput. Design, 1991, pp. 588-591.
 [34] K. Mikami and K. Tabuchi, "A computer program for optimal routing
- [34] K. Mikami and K. Tabuchi, "A computer program for optimal routing of printed circuit connectors," in *IFIPS Proc.*, 1968, vol. H47, pp. 1475–1478.
- [35] R. Port, "Multi-chip module applications for Hughes military processors," in *Proc. Inter. Conf. and Exhibition Multichip Modules*, Apr. 14–16, 1993, pp. 501–506.
- [36] B. Preas, M. Pedram, and D. Curry, "Automatic layout of silicon-on-silicon hybrid packages," in *Proc. Design Automat. Conf.*, June 1989, pp. 394–399.
- [37] C. S. Rim, T. Kashiwabara, and K. Nakajima, "Exact algorithms for multilayer topological via minimization," *IEEE Trans. Computer-Aided Design*, vol. 8, pp. 1165–1173, Nov. 1989.
- [38] M. Sarrafzadeh and R. D. Lou, "Maximum k-covering in transitive graphs," in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 332–335.
- [39] Y. Sekiyama et al., "Timing-oriented routers for PCB layout design of high-performance computers," in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 332-335.
- [40] J. Soukup, "Fast maze router," in Proc. Design Automat. Conf., June 1978, pp. 100-102.
- [41] P. Sullivan and J. Chernicky, "Design considerations, high speed test, and reliability of a high density multichip module," in *Proc. Int. Conf. Exhibition Multichip Modules*, Apr. 14-16, 1993, pp. 468-473.
- [42] R. E. Tarjan, Data Structures and Network Algorithms. Philadelphia: Society for Industrial and Applied Mathematics, 1983.
- [43] K. S. The, D. F. Wong, and J. Cong, "Layout modification approach to via minimization," *IEEE Trans. Computer-Aided Design*, pp. 536-540, Mar. 1991.

- [44] R. S. Tsay, "Exact zero skew," in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 336–339.
- [45] T. Yoshimura and E. Kuh, "Efficient algorithms for channel routing," *IEEE Trans. Computer-Aided Design*, vol. CAD-1, pp. 25–35, Jan. 1982.
- [46] Q. Zhu and W. Dai, "Perfect-balance planar clock routing with minimal path-length," in *Proc. Int. Conf. Computer-Aided Design*, Nov. 1992, pp. 473-476.



Kei-Yong Khoo received the B.S. degrees in electrical engineering and computer science from the Oregon State University, Corvallis, in 1988, and the M.S. degree in electrical engineering from the University of California, Los Angeles, in 1994.

From 1988 to 1990, he was a member of technical staff at Mentor Graphics Co., NJ. Currently, he is with the Electrical Engineering Department, University of California, Los Angeles, as a Research Assistant, where he is pursuing the Ph.D. degree. His research interests include computer-aided design

of VLSI circuits and design of high-speed circuits.



Jason Cong received the B.S. degree in computer science from the Peking University in 1985, and the M.S. and Ph.D. degrees in computer science from the University of Illinois at Urbana-Champaign in 1987 and 1990, respectively.

Currently, Dr. Cong is with the Computer Science Department of University of California, Los Angeles, as an Associate Professor and Codirector of VLSI CAD Laboratory. His research interests include computer-aided design of VLSI circuits, rapid system prototyping, and design and analysis

of combinatorial and geometric algorithms. He has been a Consultant to Intel Corporation since 1994.

Dr. Cong has served on the program committees of a number of VLSI CAD conferences, including ICCAD, ISCAS, Low-Power Design Symposium, MCM Conference, and FPGA Symposium, and chaired the 4th ACM/SIGDA Physical Design Workshop. He serves on the ACM/SIGDA Advisory Board and the Technical Advisory Board of ARPA MCM Project at Mentor Graphics. He received the Best Graduate Award from the Peking University in 1985. He received the Ross J. Martin Award for Excellence in Research from the University of Illinois at Urbana-Champaign in 1989. He received the National Science Foundation Research Initiation Award in 1991 and the National Science Foundation Young Investigator Award in 1993. He received the Northrop Corporation Outstanding Junior Faculty Research Award from UCLA in 1993.