This week I'm working on the follows:
1) layout design in Cadence Virtuoso. Problem found 
when doing DRC check. I'm contacting with MOSIS and IBM 
to fix it;
2) Reading about new trends in high speed (>10GHz) clock design, 
and prepared a presentation.