

# Hardware Countermeasures against Side-Channel Attacks

Kris Tiri  
*UC Los Angeles*  
tiri@ee.ucla.edu

## Outline

- Side-channel attacks
- Asymmetric power consumption
- Manage load capacitances
  - Custom & Standard logic styles
- Control interconnect
  - Place & Route approach
- Resistance to known practical SCAs
- Conclusions

2

# Side-channel attacks


power consumption, delay,  
electromagnetic radiation

had seen active  
service, and was  
naturally rega  
as a man of  
and spirit,  
much so  
and liste.

1 0 1 1 0  
1 0 1 1  
1 1 0 0 1  
0 1 1 1 1  
1 0 0 0 0  
0 1 0 1 0 1 0  
0 0 0 1 0 0 1



Characteristics of encryption module may expose the key




## Differential Power Analysis (DPA)

- Statistical analysis extract secret key
- Quick with relatively cheap setup

3

# Asymmetric power consumption




**basic building block**  
same current for every transition


- independent of algorithm/arithmetic
- correct by construction

4

## Logic families



- Current Mode Logic
  - perfect current source
  - major drawback: static power consumption



- Voltage Mode Logic
  - fixed amount of charge
  - including events in which gate does not change state

5

## Single switching event per cycle

### ⇒ Dynamic and Differential Logic


(aka dual rail with precharge logic)

- dynamic logic  
alternates precharge and evaluation
- differential logic  
uses true and false signals
- dynamic differential logic
  - evaluation phase: 1 output becomes 0
  - precharge phase: output is charged to 1

6

## Unbalanced capacitive loads

- For constant power consumption:  
constant load capacitance.
- Match loads at differential outputs.



7

## Alternating spacer protocol

[Sokolov]

- dynamic differential logic

PR	EV	PR	EV	PR	EV	PR
1	1	1	1	1	0	1
1	0	1	0	1	1	1


- alternating spacer

PR	EV	PR	EV	PR	EV	PR
0	1	1	1	0	0	1
0	0	1	0	0	1	1

- sufficient to only look at 1 transition

8

## Memory effects



- internal nodes may/may not (dis)charge
- e.g. DCVSL
- (dis)charge all internal nodes

9


## Outline

- Side-channel attacks
- Asymmetric power consumption
- Manage load capacitances
  - Custom & Standard logic styles
- Control interconnect
  - Place & Route approach
- Resistance to known practical SCAs
- Conclusions

10


# Sense Amplifier Based Logic

- Balanced in/output nodes.
- All internal nodes connect to output.
- AND-gate:



# Experimental setup

- DPA on module of last round DES




DPA: "Power measurements are partitioned over 2 sets based on guess of secret key. Difference between typical supply currents of sets has noticeable peaks if guess was correct."

## Implementation details

- Same circuit; two implementations.
- Difference in logic style:
  - static CMOS
  - SABL
- 0.18 $\mu\text{m}$ , 1.8V CMOS technology
- 5000 encryptions
- Hspice with 10ps simulation step


13

## Supply current profile




14

# DPA – differential trace



15

# Measurements to disclosure



16




## Outline

- Side-channel attacks
- Asymmetric power consumption
- Manage load capacitances
  - Custom & Standard logic styles
- Control interconnect
  - Place & Route approach
- Resistance to known practical SCAs
- Conclusions


17

## Charge recycling SABL



18


# Transient waveforms



- Charge recycling
- Intermediate precharge voltages
- Power consumption ↘
- Peak supply current ↘

19


# Energy-delay tradeoff inverter



- Domino setup
- Include:  $E_{clk}$ ,  $E_{data}$
- Exclude:  $E_{load}$
- Smartcard: Low  $f_{clk}$

20

## Energy masking behavior




21

## Outline

- Side-channel attacks
- Asymmetric power consumption
- Manage load capacitances
  - Custom & Standard logic styles
- Control interconnect
  - Place & Route approach
- Conclusions

22

## Standard building blocks




- false output
- with false inputs
- precharge 1: outputs are 0
- precharge 0: 1 output is 1

23

## Wave Dynamic Differential Logic


- Restrict library to AND, OR gate
  - input 0  $\Rightarrow$  output 0
  - no precharge operator



24

# WDDL library

- All functions of and2, or2 operator
- In addition: inverted input, output signals




- Our WDDL library: 128 cells

25

# Experimental results

- Measurement results for FPGA test circuit




26

# Outline

- Side-channel attacks
- Asymmetric power consumption
- Manage load capacitances
  - Custom & Standard logic styles
- Control interconnect
  - Place & Route approach
- Resistance to known practical SCAs
- Conclusions

27

# Load capacitance breakdown



- Intrinsic caps.: matched
- Interconnect: dominant (Moore's law)
- Balancing interconnect: crucial

$$\begin{aligned}
 CA &= CA' \\
 C_{o,A} + C_{w,A} + C_{i,I1} + \dots C_{i,Ik} \\
 &= C_{o,A'} + C_{w,A'} + C_{i,I1'} + \dots C_{i,Ik'} \\
 C_{w,A} &= C_{w,A'}
 \end{aligned}$$

28

## Place & Route approach

- Parallel routes (adjacent tracks, same layer) balance geometric distances, parasitic effects




- Resistance: equal vias, wire segments
- Capacitance (to other layers): ideally same environment  
*exact if every other layer is a power plane*


29

## Cross-coupling effects


- Noise from signal switching on adjacent wire
- Capacitances to wires in same metal layer



- Shield with power



- Increase distance




- Security vs. Area tradeoff

30

## Differential pair routing

- Available via gridless/shape-based routers.
  - only few critical signals (e.g. clock)
  - experiment with 200 pairs:  
8 hours CPU, 1000 conflicts, 100 open nets.
- Gridded routers avoid wires in parallel.
- We propose “fat”-wire routing.




- Abstract differential pair as one single fat wire.
- Route with fat wire; then decompose into pair.

31

## Fat wire decomposition

1. Duplicate fat wire.
2. Slide apart copies.
3. Reduce to normal width.




32



## Some practical issues

- non-preferred routing:  
electric short  
if fat wire takes a turn.




- Decomposition

- Translation  
wire segment is defined as line between points;  
⇒ edit these points.
- Width reduction  
wire width is defined in the library database;  
⇒ update the library.

33


## Design example



- Two normal wires replace each fat wire.

34


# Differential routing methodology



35

# Experimental setup

- DPA on module of last round DES



DPA: "Power measurements are partitioned over 2 sets based on guess of secret key. Difference between typical supply currents of sets has noticeable peaks if guess was correct."


36

## Implementation details

- Same circuit; two implementations.
- Difference in routing:
  - regular route (without constraints) – 8 sec. CPU
  - differential pair route – 3 sec. CPU
- Same floorplan.
  - aspect ratio 1, row utilization 0.8
- Toolflow:
  - Place & route: Silicon Ensemble 5.3
  - Layout-to-netlist (extraction parasitics): Virtuoso
  - Power traces (transient simulation): Hspice
- 2000 encryptions.


37

## Absolute interconnect capacitances



38


## Matching precision



- regular: factor 4 variation
- diff. pair: perfect match
- 2‰ vs. 1‰ power variation in transient

39


## DPA – differential trace



- regular: DPA works despite a mere 2‰ power variation.
- diff. pair: effective reduction of peaks secret key.

40


## DPA – peak-to-peak



41

## Prototype IC – ThumbPodII

- AES, controller, fingerprint processor.



42

## Outline

- Side-channel attacks
- Asymmetric power consumption
- Manage load capacitances
  - Custom & Standard logic styles
- Control interconnect
  - Place & Route approach
- Resistance to known practical SCAs
- Conclusions

43

## Power analysis

- Constant power consuming logic thwarts
  - Simple power analysis
  - Higher order power analysis
- no power variation:
  - ⇒ no side-channel information through power supply

44


## Timing attacks

- exploit timing information
- uniform power does not remove threat
- need always worst case running time
- regular logic:  
power measurements expose idle cycles
- dynamic differential logic:  
gate has a switching event in every cycle
  - whether or not useful data is processed
  - whether or not idle cycles have been inserted

45

## Electro magnetic analysis

- flow of electric charges produces electromagnetic field
- can monitor small area
- ideally same amount of charge for all levels, modules
- only option: identify the wire



46

## Differential fault analysis

- force error; exploit weaknesses
- fault detection
- redundant encoding aids error detection
- e.g glitch attack
  - correct if at rising clock edge differential signal
  - otherwise, increase in clock frequency
  - sufficient to monitor critical path
- other DFAs, e.g EM radiation flip state-bit, detection not restricted to 1 register.

47

## Outline

- Side-channel attacks
- Asymmetric power consumption
- Manage load capacitances
  - Custom & Standard logic styles
- Control interconnect
  - Place & Route approach
- Resistance to known practical SCAs
- **Conclusions**

48



## Summary

- Secure digital design flow
  - Logic styles
  - *Logic design with security partitioning*
  - *Synthesis*
  - Place & Route approach
- Need for
  - Definition of resistance, benchmarks, costs
  - Analysis of resistance with model

49