





























































































- correct if at rising clock edge differential signal
- otherwise, increase in clock frequency
- sufficient to monitor critical path
- other DFAs, e.g EM radiation flip state-bit, detection not restricted to 1 register.



47

Summary

- Secure digital design flow
 - Logic styles
 - Logic design with security partitioning
 - Synthesis
 - Place & Route approach
- Need for
 - Definition of resistance, benchmarks, costs
 - Analysis of resistance with model

49