



#### It's Not All About the FPGA Anymore

by Bruce Riggins – Mentor Graphics Corporation

#### Introduction

FPGA logic design no longer rules the project schedule like it once did. Twenty years ago, implementing the logic in 20 and 24-pin programmable logic devices, such as 22V10s or PAL16R8s, was tricky, given the state of programmable logic tools at the time, but doing so certainly didn't consume the lion's share of the overall design effort. Back then, the deciding factor in project schedules was typically the design of the PCB onto which those devices were placed. As the sophistication of programmable devices has increased – evolving into the FPGAs commonly used today – the design-cycle 'long pole' has changed hands several times, with each change of ownership being dictated by a combination of device complexity and the overall state of EDA software available at the time to address various design challenges.

For the last eight or ten years, the design of FPGA logic has held the distinction of being the most intricate piece of the

larger, board-level, project. As such, team leaders have usually deferred to the FPGA designers when it comes to setting schedules. However, that is beginning to change. Companies utilizing very large FPGAs, and even those using multiple, smaller devices, are starting to realize that the majority of the work is being borne by the PCB designer, who is tasked with meeting routing, timing, signal integrity, cost, manufacturability, reliability and a host of other constraints – all after being handed a database where the PCB itself has been given little, if any, up-front consideration. Device design complexity vs. board design complexity has come full circle and is settling somewhere in the middle. A recent EE Times survey suggests that while roughly 33% of companies have some mechanism to address the FPGA/PCB co-design issue today (usually with internally-developed tools and scripts), within two years that is expected to grow to 46%.

This article discusses some of the difficulties posed by integrating a large number of FPGA pins into a system. Note that it is not the size of the FPGAs Page 2



used nor how many, but the total number of FPGA pins that most directly influence the amount of effort required to optimize the complete design. For the purpose of this article, the term 'PCB' has been applied to loosely represent everything that isn't inside the FPGA, generally the schematic and the PCB.

# **FPGA Evolution**

In order to understand why the design of the PCB has once again assumed the somewhat dubious honor of being a major factor in the design cycle, it's helpful to quickly review even the recent history of FPGA packages. In 1998, Xilinx introduced their Virtex device, which contained 680 pins, 512 of which were usable, all in a 1mm-pitch BGA. By late 2000, the Virtex II was announced, which contained 1108 usable pins, also in a 1mm-pitch 1517-pin BGA. By early 2002, packages had grown to 1704 pins, and in the middle of last year 1760 pin packages were announced with the Virtex 4. Altera has followed a similar path.

# **FPGAs Increased Design Influence**

Given the industry's system-on-chip trend, where increased functionality is being driven into fewer, more highly-integrated components, the FPGA designer has been granted the authority to influence a larger and larger percentage of the overall system and, as a result, the total number of pins in the design. Unfortunately, in many cases, that authority has not come with the associated responsibility to insure that the usage of those pins has been optimized for the system and not just for the FPGA. This is not necessarily purely the fault of the FPGA designer. The fact is, until recently, EDA tools have not provided a viable means of enabling the FPGA designer to adequately consider the consequences of the I/O pin assignments on the rest of the system.

To illustrate this, consider a simple example with a relatively small FPGA and a connector. Figure 1a shows a 'rat's nest' view of a PCB where the I/O pin assignments for a 32-bit data bus were chosen by the FPGA place and route tools. Having no view into the PCB, the pin locations were chosen to provide the best results for the FPGA. Figure 1b shows the actual routing on the PCB. Notice the severe amount of 'tromboning' that the PCB routing tools had to insert into some of the traces in order to equalize trace lengths for the bus.






Figure 1 a & b : - Inferior System-Level FPGA I/O Pin Assignment. Figure 1a (left) shows a PCB 'rat's nest' view. Figure 1b shows the actual PCB routing, exhibiting significant 'tromboning'.

In Figure 2, the data bus pins were moved to improve their proximity to the connector. Understandably, the PCB routing is significantly improved: the longest trace has been reduced from 3.6 to 1.8 inches and is 320ps faster.




Figure 2 a & b: - Improved System-Level FPGA I/O Pin Assignment. Figure 2a shows the PCB 'rat's nest' view of improved FPGA pin assignment. Figure 2b shows that while 'tromboning' remains, it has been reduced considerably.

Page 4



This improvement in PCB routing does not come without potential costs to the FPGA. Optimizing the design for PCB routing while ignoring the FPGA is as shortsighted as ignoring the PCB while deferring to the FPGA. In other words, both the PCB and FPGA designers need to come together to optimize the pin assignments for both the FPGA and the PCB. To close the loop on this example, the FPGA designer would have to re-synthesize and re-run place and route on the FPGA, with the new pin assignments, to insure that it still meets its timing requirements.

# System Timing and Signal Integrity

The example in Figures 1 and 2 hint at a third discipline that can be affected by FPGA I/O assignments: system timing. In this case we were able to reduce the overall signal length by 320ps. In a high-speed design this can mean the difference between meeting and failing timing. Extrapolating this example to a more complex design, it should be easy to see that optimizing the FPGAs I/ O pin assignments can help to reduce PCB layers, as well as the number of vias. For signals operating in the multi-gigahertz frequency range, vias operate like miniature antennas, degrading signal quality with every added via. This is not a "just do your best" option for successful operation of the system. A case in point: the industry-standard PCI Express bus specification explicitly suggests the use of less than two vias per trace, and trace length matching to within .005 inches. So now a fourth design discipline has entered into the equation – signal integrity.

In addition to the inter-twined effects described above, one of the major challenges posed by large FPGAs is the conceptually straightforward process of creating the symbols, placing them on a schematic, and wiring them to the rest of the design. The prospect of creating a 1200 or 1500-pin symbol is not only daunting but realistically unfeasible. Symbols representing such large devices simply cannot be placed on a single schematic sheet, and even if they could, there would be no room left for the nets. The symbols need to be fractured, but the schematic design tools need to be able to recognize those fractures as parts of a larger, homogenous component. Once the fractures are created and placed, they must still be connected to the rest of the system and making net connections to 1500 pins is no less overwhelming than creating the symbols in the first place.



Complicating the situation even further, most FPGAs go through a minimum of three to five iterations before converging on a final I/O pin assignment. Somebody – or something – needs to maintain the symbols and schematics with each design change and communicate and synchronize those changes between every engineer, tool and database. Considering that 30% of designs contain two or more FPGAs, it is impractical to attempt to manage all of this manually.

Given the scarcity of tools to help manage this effort, many companies have simply resorted to locking the pin assignments made by the FPGA designer. The effect of this is to tie the PCB designer's hands behind his back in his efforts to optimize the routing and in essence turning the FPGA into a programmable ASIC.

### **New FPGA/PCB Integration Tools**

EDA vendors are starting to get the message, and are offering new tools that enable FPGA I/O design in the context of the PCB. These tools begin to bring FPGA and PCB designers together in a common environment so that each can weigh the tradeoffs associated with a given choice of I/O pin assignments. They automatically create the FPGA symbols (fractures) and schematics and maintain those objects as the design matures. They also create and update the necessary FPGA synthesis and place & route files based on new pin assignments to close the loop between the FPGA and the schematic/PCB. Finally, they reopen the flexibility of the FPGA to the PCB designers, enabling them to swap pins, but only those that have been defined as having equivalent and legal swapping characteristics. One tool currently available to address these issues is I/O Designer from Mentor Graphics, introduced in early 2004.



gr#t				Au.				w www.2p 2vp70 ff151	7 105		
	-		21								2 6 2 2 3
tame	Dr	Pin	Type	tunber.	Narie	Sgrie	CIO 1		System Mandor	UGT V#EF	A Not Connected
H . RLORAN_DATA<71.0>	Input	AF28	10 -	10 339	FAD948	L1_CADDUT_JK<9>	vcc		OCLK/GCK Analog VCC	<ul> <li>VGT CLK</li> <li>VGT Termination Reference</li> </ul>	
H + RLORAH_ACORESS<220>	Out Out	A05	10	30 U28	PAD091		VCC		Analog OtiC	VCC M0T Termination	
H . RL_DATA_VALD<3:0>		AL38		10 U27	PAD874		- cont	10 H	VBATT	D Power Management	
H + RL_DATA_MAS(<3:0> H + RL_DATA_OLK_OUT<2:0>	Out In	AG31 AA29	10	10 138	#AD879		JTAQ	2 <b>-</b>	MOT	DI Temperature Dode	
<ul> <li>REDATA_CK_DI</li> </ul>	Duf.	AC32	10	10 338	PAD947	L1_CADOUT_P<9>	2002	i itali a			
+ RLOK	Out	4834	10	RD 337	PAD937	Constant Street	6.25	THE REPORT OF			2.12
+ RED_OHI_OUT	0vt	A23.A24	0099	30 1154	PAD914	L1_CADOUT_N+12>	1000	1 1 1 1 1 1			<ol> <li>* All</li> </ol>
+ R00_0H0_0UT	Ovt.	A27,A29	007	10 335	FA09+9		2.43				1 8 70000
+ RID_042_0UT	OUI.	A31,A32	DIFF	<b>10</b> 133	PA0953		2012	ALC: NOT ALC			1 ///////
+ R00_0H1_0UT	Out	A35,A36	007	10 0.35	PAD991	L1_CUROUT_P<0>	1040				1 1000 100
<ul> <li>PCINCAP</li> </ul>	Shout	L6	10	10 F29	PA0973		1 2022	8 1828 B •			- ///// # 7
PCIX CLK	20	1.8	10	10 F38 10 103	PAD971 PAD913	L1 CADOUT Pet2>	12.83	2 (1910) E =			
· PCX_BUS_PARIT/64	Inout	85	10	10 NIL			16238			1000 C	- XXXXX X
<ul> <li>PCDX_BUS_PARITY</li> </ul>	Inut	102	10	10 NJ1	PAD945 PAD877	L1_CADOUT_P<14>	1.00				1 100000 and
H . PCDLACORESS_DATA (63:0)		P8	10	ID 132	#AD871 #AD871		102			HILINGER STORAGE	1 1002
F PCD 609H2 EVABLE	21	1.9	10	10 133	FAD871 FAD881		10.00	1 1 1 1 1 1 1		and a state of the	
+ PCLEPP_0+4 21	21	A22,A21	099	10 133	PADEIS	L1_CADOUT_P<6>	828		1 Dett	计算法结论并非有效的	
F POLEP OG IN	21	A26.A25	00/#	10 132	PADERS	HTC_CAD_PROMPPGA_N	1000	i litilit a .	10 pr		
F POLENPLONE IN	20	A30, A29	DIFF	10 129	PAD897	HTC CAD FROMFIGA P		A		NEW PLACE PROPERTY	
FRLER, OHLIN	30	A34.A33	0094	10 128	PAD892	HIC CAD PROMPICA P	1000	a la si si si si si	1 20 - 200		80.00 00.00
+ HL 18	Out	A115	10	10 128	PA0903		8.58	1 1 1 1 1 H		*************	1 1 1 1
+ (AL 387	0,1	AJ39	10	X0 839	PADABA	LL CADOUT NHO>	2014	5 HEHE			
H . RL DATA DK OUT (10)	31	AA28	10	10 8.38	PADERS	L1_CADOUT_P<0>	10.00	1 10110 · ·			Summer Street of Street of Street
. AL DATA OX IN	0.4	AD32	10	10 B17	PADISS	FT2: MOON Juga	8308	L. L.		1.11 - 1.11.2	Contra Parishand
# # nRL_C5<1:0>	Out.	AC29	10	10 100	PAD939		States	111			day, no se
+ HRLICK	Out	A835	10	10 131	PAD987	L1_CADOUT_P<15>	1000	1110	1111		and the state of the state of the
. HOCK JURITE SHOOP COMP	LI Shout	56	10	10 639	PAD962	L1_CADOUT_N<2>	1				and the second second
. PCIX TARGET READY	0.4	64	10	10 214	PADERS	L1_CUKOUT_F<1>	194	11/11/1		1 Really and the	Contraction of the second second
+ HPCDL_SYSTEM_ERROR	0.4	25	10	#D 1129	PAD933	1000000			A REAL		States and States
+ HPC0X_STOP	here		10	ID 638	PA0951	L1_C400UT_P-(2)					State of the local division of
+ rPCX_RESET	0vt	H2	10	10 0.56	PA0965					NAV BURN ON	10 10 10 10
· HPCN REQUEST SHEET TRAF	tvort 5	12	10	10 635	FAD977			11111			
· rPCDURQ	Inut	06	10	ID G34	FA0958	L1_CADOUT_N+13>		8/10/18/			CEDERI IN
. HPCD JUTIATOR READY	Inout	105	10	10 633	FAD967	LI_CADOUT_P<13>				W/W II S	
· PCN_DEVICE_SELECT	2-out	514	10	10 G31	PAD994	LI_CTLOUTD_N	141	11/168/	// Wash	WA W	N X
· PCIN_CYCLE_FRAME	shout	1.3	10	10 0.38	FAD983	L1 CADOUT P<50>	111		//// >		XXX
H . HPCX,COMMUD_BITE_DW	tuort II	P6	1/0	10 533	PAD955	L1_CADOUT_NKS>			- HHVANNIN	YIMAA	1 AX
+PCDL_BLS_REQUEST	Out	16	1/0	ID 8.22	FADERS		14	HAAT H	11 XARA MAY		12 VI
+ HPCOX_BUS_MASTER_REQUES	tuo f	12	1/0	80 534	PADSHS		1 Malin		11VAIM INT	NI MAKINI	Y
HACOLEUS_GRAVIT	21	E7	10	ID M37	#AD917		11/1/	11	111 AC MAY IV	HE WATCHE	il success in
· HPCX_ACK_64807_TRAVEPER	I Jneut	97	10	#0 M26	FAD912	L1_CADOUT_NOTIN		/	11 9 19 19	191112011134	the little little
* rating	31	A8.9	10 1	«  ·····	0.4747191	2				trantant:	
A Assigned Unassigned U	placed			User Special	Unacsgnable Al	1.	•		11		
and the second second second second		_				- 16					

Figure 3 - In this screenshot of I/O Designer, engineers can clearly see the FPGAs signals and pins, as well as the connections that the FPGA has to other components on the board.

### Conclusion

Companies can no longer focus solely on FPGA design goals while disregarding the issues that FPGA pin assignments create for PCB routing and performance. Conversely, they cannot focus solely on PCB layout either, as layouts that over-constrain the FPGA will create problems for the FPGA place & route tools, making it difficult to achieve timing closure. What is needed is a process and tool set that enables engineers from multiple disciplines to collaborate in a common environment to define FPGA I/O pin assignments that are optimized for the entire system.

by Bruce Riggins – Mentor Graphics Corporation

September 15, 2005