During this week, I have worked on the follows:

1) helped joanna about thermal. we can consider vertical vias together with
horizontal wires;

2) discussed with yu about parameterized clock synthesis aware of signal and
thermal integrity; 

3) began to prepare dac final version; we may need more expereiemnts about
large number of ports;