

Macromodeling of Digital Libraries for Substrate Noise Analysis

Zhe Wang¹
zhewang@ece.umn.edu

Rajeev Murgai²
murgai@fla.fujitsu.com

Jaijeet Roychowdhury¹
jr@ece.umn.edu

ABSTRACT

The demand for low cost, low power, and small area electronic devices calls for system-on-a-chip (SoC) designs. Integration of complex digital blocks and high performance analog functions onto single SoCs induces signal integrity between noisy digital circuits and sensitive analog sections. Such signal integrity degrades the performance of analog circuits and even causes functional failures of victim circuits. In order to account for this interference in circuit design phases, substrate noise analysis becomes particularly important, especially in deep sub-micron digital and mixed-signal circuits. To this end, it is critical to estimate efficiently and accurately the noise injection from the digital circuit with tens of millions of transistors. In this work, we develop *techniques that automatically extract* low-complexity time-varying macromodels for digital blocks, at the cell library building phase. Tailored for substrate noise analysis, the extracted macromodel includes three major noise injection mechanisms. The efficacy and accuracy of our macromodel are confirmed in the simulation results. Thanks to the linear time-varying (LTV) model reduction based on the Time-Varying Padé (TVP) method, our macromodel extraction features high accuracy with affordable complexity. Equally attractive is the accurate-by-construction substrate noise model generation by merging the macromodel extraction into cell library building phase.

I. INTRODUCTION

The demand for electronic devices with high performance, low cost and low power consumption, together with continuously advancing silicon technology, results in an increasing number of system-on-a-chip (SoC) designs. Such designs give rise to *signal integrity problems* between noisy digital circuits and sensitive analog sections. A major cause for signal integrity problems is *substrate coupling*, defined as any voltage deviation in the bulk node of a device caused by currents propagating through a substrate [8]. When thousands of transistors in the digital circuit switch, they inject considerable current into the common substrate. This injected current travels through the substrate and eventually interferes with analog circuits on the same die. As feature sizes decrease and clock frequencies increase, the substrate noise created by digital switching increases dramatically. Therefore, in nanometer process (0.25 μm and below), substrate noise analysis becomes increasingly important.

Substrate noise analysis consists of the following components: i) calculation of the amount of currents injected by the digital circuitry into the substrate; ii) modeling of the path that leads the injected currents to the analog circuitry, i.e., extraction of the substrate model; iii) evaluation of substrate noise impact on the analog circuitry. In this paper, we will concentrate on the first component.

The most accurate means to quantify the substrate interference would be the full SPICE model. However, its feasibility is questionable due to the large digital circuit size. Not to

mention the inclusion of package model, substrate model, and power supply model. In the literature, several approaches have been proposed to speed up the computation by replacing the SPICE model of digital blocks with their corresponding macromodels. These approaches include: a macromodel consisting of a current (noise) source that is obtained by running the SPICE model for each gate [12]; a model utilizes capacitors controlled by ideal switches [3]; and a model that stores in a cell library independent time varying current sources for individual cells [4].

Nevertheless, to reduce complexity, these approaches sacrifice accuracy. This is because all of them rely on manually derived models, which yields an accuracy that is heavily dependent on the individual researcher's understanding of the physical nature of the digital circuits. Reminiscent of existing macromodels, we also start from the SPICE-level circuit descriptions. But different from all existing works, in this paper we provide a new perspective by introducing an *automatically* generated macromodel for substrate noise analysis.

The automatic feature of our approach stems from the fact that the low-complexity models are generated using algorithms. More specifically, the digital circuit is first partitioned into digital cells each containing one or more nonlinear devices. We then convert each of these digital cells into a LTV macromodel, and collect all of them in a cell library. Notice that the conversion/extraction and collection can be carried out off-line, and thereby does not hinder the real-time substrate noise computation. The latter can be implemented by "dragging-and-dropping" corresponding macromodels from the library into the chip-level substrate noise analysis representation.

The simulation results confirm that: compared to SPICE model, our macromodel approach is up to 160 times as fast, with only 3.21% peak noise error. Summarizing, by slightly modifying cell characterization methodology, our macromodel extraction is capable of generating bottom-up accurate-by-construction models for full-chip substrate noise analysis.

The rest of the paper is organized as follows. In Section II, we will present three major noise injection mechanisms. In Section III, the development of our macromodel will be presented in conjunction with a brief review of TVP. Macromodel examples, together with simulations and comparisons, will be presented in Section IV. Finally, summarizing remarks will be given in Section V.

II. NOISE INJECTION MECHANISMS

Since all transistors and contacts are connected to the substrate directly or through reverse biased junctions, noise can be injected to the substrate through several mechanisms. Among all noise injection mechanisms, we will briefly review three major ones in this section.

A. Noise Injection through Contacts

When digital circuits operate, transistors switch on and off at the same rhythm. Consequently, current spikes are generated in power supply lines. Flowing through bond wires and package lead frames, the current spikes induce noise in the power lines due to the impedance of the package and wires by $L(dI/dt)$ and IR , as shown in Figure 1. Such noise is known as simultaneous

¹Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, Minnesota, USA.

²Fujitsu Laboratories of America, Inc, Sunnyvale, CA, USA.

switching noise (SSN), or, delta-I noise. As a result, power supply lines in digital circuits are contaminated by SSN. With tens of millions of transistors on a single chip, the SSN can easily reach hundreds of millivolts.




Fig. 1. Current spikes flow through bond wires and package lead frames cause fluctuations in the internal supply voltage. During switches, MOSFETs also inject currents to substrate through capacitive coupling and impact ionizations

Current spikes can also be generated when the load capacitance is charged or discharged. The latter occurs due to the state change at the IC outputs. As the current spikes flow through the pins and bond wires, voltage fluctuations can be observed.

Both SSN and the voltage fluctuations on the I/O pad will induce current injection into the substrate through resistive P^+ contacts.

B. Noise Injection through Capacitive Junctions

In digital circuits, routine MOSFET operations implicate capacitance-alike behavior of the junctions between transistors and the substrate. This is because they are reversely biased. This capacitance plays the role of connecting bridge for current leak from switching MOSFETs. The magnitude of this current leakage is proportional to the transient speed and the junction capacitance. As a result, noise injection becomes increasingly important in high speed digital circuits.

C. Impact Ionization

It is well known that strong electric field exists between drain and source in submicron transistors. The presence of such a strong electric field enables electrons (in NMOS devices) to acquire sufficient energy to become "hot." These hot electrons impact the drain, produce ionization and dislodging holes that are swept to the substrate, which appear as substrate currents [1]. This impact ionization current density is typically in the order of $\text{mA}/\mu\text{m}$, and thereby dominates junction leakage. As technology advances, the channel length keeps shrinking, but the power supply voltage decreases at a slower pace. Consequently, the electric field increases, and can lead to intensive electron-hole pair generation [6]. Different from NMOS transistors, hot carrier induced substrate currents are smaller in PMOS transistors, due to the lower mobility of holes.

III. MACROMODEL FOR NOISE INJECTION

Based on these three noise injection mechanisms, we will next develop a macromodel that is extracted from a SPICE-level description. Any circuit connected to a noisy power supply can be represented by modeling the power supply noise as a *small* system input $u(t)$, in addition to the *large* signal vector containing its logic inputs $\mathbf{b}_l(t)$ ¹. The resultant nonlinear system driven by both inputs are given by:

$$\frac{d\mathbf{q}(\mathbf{y}(t))}{dt} + \mathbf{f}(\mathbf{y}(t)) = \mathbf{b}_l(t) + \mathbf{b}u(t), \quad \mathbf{z}_t(t) = \mathbf{d}^T \mathbf{y}(t), \quad (1)$$

¹For notational simplicity but without loss of generality, we do not consider the effects of ground bounce here, since the latter can be included in the same manner as the power supply noise.




Fig. 2. Proposed macromodel of a digital cell.

where \mathbf{b} is the vector that links the small-signal input (that is, the power supply noise) to the rest of the system, $\mathbf{y}(t)$ is a $m \times 1$ vector containing a total of m unknown node voltages and branch currents; $\mathbf{q}(\cdot)$ and $\mathbf{f}(\cdot)$ are nonlinear functions describing the charge/flux and resistive terms in the cell, respectively; the system outputs $\mathbf{z}_t(t)$ consist of current flows to ground and current leaks to substrate; and \mathbf{d} is the vector that link the output to the rest of the system. Notice that one of the system outputs is current drawn from power network induced not only by the logical input of the digital cell $\mathbf{b}_l(t)$, but also by the power supply noise captured by $u(t)$. In contrast, the macromodel in [4] can be interpreted as a solution of 1 with $u(t) = 0$ over a time period (usually a clock cycle). In other words, [4] assumes perfect power supply voltage, which implies that no interaction between the device current and the supply voltage is captured. It has been recently shown that when the power supply voltage drops 10% from (the ideal value) 2V in a $0.25\mu\text{m}$ technology, the peak current through an inverter changes more than 30%. Unfortunately, such an error is inherited to any SSN estimation methods utilizing the model as in [4].

In order to establish a small-sized macromodel that can be generated automatically from SPICE-level circuit descriptions, we adopt a general method called TVP [9]. This method was developed originally for mixed-signal/RF/analog circuits, and was applied to mixers and switched-capacitor filters. However, if appropriately adapted, TVP can be readily applied to substrate noise analysis by reducing large digital logic blocks for *SSN and IR drop prediction purposes*, as we develop and demonstrate here.

Separating the time scales of the small input $u(t)$ and the logic input $\mathbf{b}_l(t)$, (1) can be re-expressed in MPDE form as:

$$\begin{aligned} \frac{\partial \mathbf{q}(\hat{\mathbf{y}})}{\partial t_1} + \frac{\partial \mathbf{q}(\hat{\mathbf{y}})}{\partial t_2} + \mathbf{f}(\hat{\mathbf{y}}(t_1, t_2)) &= \mathbf{b}_l(t_1) + \mathbf{b}u(t_2) \\ \hat{\mathbf{z}}_t(t_1, t_2) = \mathbf{d}^T \hat{\mathbf{y}}(t_1, t_2) \quad \mathbf{z}_t(t) &= \hat{\mathbf{z}}_t(t, t), \end{aligned} \quad (2)$$

where the hatted variables are bivariate (i.e., two-time scales) forms of the corresponding variables in (1). In fact, it has been proved in, e.g., [10], that any solution of (1) generates a solution of (2).

Solving (2) when $u(t_2) = 0$, and linearizing around this point, the outputs linear in the input $u(t)$ can be obtained. With the solution denoted by $\hat{\mathbf{y}}^*(t_1)$, the outputs are given by $\mathbf{z}_t(t) = \hat{\mathbf{z}}_t(t, t) = \mathbf{d}^T \hat{\mathbf{y}}^*(t)$. Recalling that the outputs are two currents, we represent $\mathbf{z}_t(t)$ as two current sources $I_0(t)$ and $I_s(t)$, as shown in Fig. 2. Evidently, $I_0(t)$ is identical to

the one resulted by applying the macromodel in [4]. Although $I_0(t)$ and $I_s(t)$ are generally time-varying, they are ‘fixed’ in the sense that they are uniquely determined by the circuit (digital cell/block) itself, regardless of the power supply variation. Since $I_s(t)$ is only a small part of the total substrate noise, we can ignore the variation of $I_s(t)$ introduced by the fluctuation of power supply voltage without losing much accuracy, but the resulted macromodel will be much simpler. Doing so, the output vector \mathbf{z} in (2) becomes a scalar z thereafter. In order to capture the variation of current power supply induced by the fluctuation, one also needs to solve the following linear MPDE:

$$\begin{aligned} \frac{\partial(C(t_1)\hat{\mathbf{x}})}{\partial t_1} + \frac{\partial(C(t_1)\hat{\mathbf{x}})}{\partial t_2} + \mathbf{G}(t_1)\hat{\mathbf{x}} &= \mathbf{b}u(t_2) \\ \hat{z}(t_1, t_2) &= \mathbf{d}^T \hat{\mathbf{x}}(t_1, t_2) \quad z(t) = \hat{z}(t, t), \end{aligned} \quad (3)$$

where vectors $\hat{\mathbf{x}}$, \hat{z} , and z are the small-signal versions of $\hat{\mathbf{y}}$, \hat{z}_t and z_t , respectively; $\mathbf{C}(t_1) = (\partial \mathbf{q}(\hat{\mathbf{y}})/\partial \hat{\mathbf{y}})|_{\hat{\mathbf{y}}^*(t_1)}$ and $\mathbf{G}(t_1) = (\partial \mathbf{f}(\hat{\mathbf{y}})/\partial \hat{\mathbf{y}})|_{\hat{\mathbf{y}}^*(t_1)}$ are time-varying matrices. Eq. (3) reveals a linear relationship between the bivariate output $\hat{z}(t_1, t_2)$ and the small input signal $u(t_2)$. But this linear relationship is time-varying in the system time scale t_1 . To obtain the time-varying transfer function from $u(t_2)$ to $\hat{z}(t_1, t_2)$, let us carry out the Laplace transform of (3) with respect to t_2 , and collect observations at a total of $N + 1$ instances $\{t_{1,n}\}_{n=0}^N$ with $t_{1,0} = 0$, and $t_{1,N} = T_1$. In the following, we will consider the case where the system is periodic in t_1 , and take T_1 to be one period of the system². With s denoting the Laplace variable along the t_2 time axis, and capital symbols denoting transformed variables, it can be readily verified that the time-varying transfer function is given by:

$$\begin{aligned} \mathbf{H}(s) &= [H(t_{1,1}, s), \dots, H(t_{1,N}, s)]^T \\ &= \mathcal{D}^T [s\mathbf{C} + \mathbf{G} + \Delta\mathbf{C}]^{-1} \bar{\mathbf{B}}, \end{aligned} \quad (4)$$

such that $\mathbf{H}(s)U(s) = \hat{\mathbf{Z}}(s)$ with definition $\hat{\mathbf{Z}}(s) = [\hat{Z}^T(t_{1,1}, s), \dots, \hat{Z}^T(t_{1,N}, s)]^T$. In establishing (4), we also used the following notation: $\bar{\mathbf{B}} = \mathbf{1}_{N,1} \otimes \mathbf{b}$, where $\mathbf{1}_{N,1}$ is a N by 1 all-one vector, and \otimes denotes Kronecker product; $\mathcal{D} = \mathbf{I}_N \otimes \mathbf{d}$, and $\Delta = (\text{diag}\{1/\delta_1, \dots, 1/\delta_N\}(\mathbf{I}_N - \mathbf{J}_N)) \otimes \mathbf{I}_m$, where \mathbf{I}_N stands for a N by N identity matrix, and \mathbf{J}_N a N by N circulant matrix with first column $[0, 1, 0, \dots, 0]^T$, and first row $[0, \dots, 0, 1]$; $mN \times mN$ matrices \mathbf{C} and \mathbf{G} consist of $C(t_{1,n})$ and $G(t_{1,n})$, $\forall n \in [1, N]$, respectively. With m and N being the number of system states (i.e., node voltages and branch currents) and the number of samples in t_1 , respectively, the product mN could be very large. The latter then poses prohibitive computational complexity. Therefore, we apply model order reduction techniques on Eq. (4). Along the lines of [9], a model of reduced order $q < mN$ can be obtained by casting (4) into the standard form $\mathbf{H}(s) = \mathcal{D}^T [\mathbf{I}_{mN} - s\mathbf{A}]^{-1} \mathbf{R}$ with definitions $\mathbf{A} = -[\mathbf{G} + \Delta\mathbf{C}]^{-1} \mathbf{C}$ and $\mathbf{R} = [\mathbf{G} + \Delta\mathbf{C}]^{-1} \bar{\mathbf{B}}$, and applying Krylov subspace methods [7, 11]. With block Arnoldi algorithm, the resultant q th order transfer function that approximates $\mathbf{H}(s)$ in (4) is given by [2]:

$$\mathbf{H}_q(s) = \mathbf{L}_q^T [\mathbf{I}_q - s\mathbf{T}_q]^{-1} \mathbf{R}_q, \quad (5)$$

where $\mathbf{L}_q = \mathbf{V}_q^T \mathcal{D}$ is a $q \times N$ matrix, \mathbf{T}_q is a $q \times q$ block-Hessenberg matrix, $\mathbf{R}_q = \mathbf{V}_q^T \mathbf{R}$ is a $q \times 1$ vector, and \mathbf{V}_q is the

²For more general cases, and frequency domain treatments, the reader is referred to [9].




Fig. 3. Schematic diagram for full-chip substrate noise analysis.

$mN \times q$ matrix consisting of the q orthogonal bases generated by applying block Arnoldi algorithm to \mathbf{A} and \mathbf{R} .

Transforming (5) into time domain, we have the following system representation:

$$-\mathbf{T}_q \frac{d\mathbf{x}}{dt} + \mathbf{x} = \mathbf{R}_q u(t) \quad z(t) = \mathbf{l}_q(t) \mathbf{x}(t), \quad (6)$$

where \mathbf{x} is a vector of size q , $z(t)$ is the output, and $\mathbf{l}_q(t)$ is the $q \times 1$ time-varying vector that relates the system (states) to the output. To link $\mathbf{l}_q(t)$ with the $q \times N$ matrix \mathbf{L}_q in (5), we notice that the n th column of \mathbf{L}_q is nothing but $\mathbf{l}_q(t_{1,n})$, $\forall n \in [1, N]$. Eq. (6) corresponds to an ODE system, which translates the noise in power supply grids $u(t)$ to its corresponding current change $z(t)$. As a supplement to the current $I_0(t)$, we denote $z(t)$ as $\Delta I(t)$.

As shown in Fig. 2, the resultant LTV macromodel consists of three major components: a current source $I_0(t)$, a ODE system generating the current $\Delta I(t)$ and a current source I_s injecting current into substrate. The former ($I_0(t)$) is the current that the digital cell consistently draws, assuming perfect power supply and ground. The ODE system in our macromodel turns out to be LTV, which acts as a current source and the current $\Delta I(t)$ is determined by the voltages at node 2 and node 3, i.e., voltage variations at ground and power supply, respectively. Benefited from applying model reduction techniques, the LTV ODE system contains only 1 ~ 10 nodes, which corresponds to a marked reduction in comparison with hundreds of nodes in the original digital cell. Notice that the ODE system parameters captured in \mathbf{T}_q , \mathbf{R}_q , and \mathbf{L}_q do not depend on the voltage variation, and can thus be computed off-line, and stored together with $I_0(t)$ and $I_s(t)$ in a cell library. The proposed macromodel enjoys high-accuracy and low-complexity, when included in a complete substrate noise analysis circuit that contains the package model, on-chip power networks, and substrate model, and is thus readily applicable to large scale circuits.

IV. SIMULATION RESULTS

To demonstrate the performance of our macromodel, we apply the extraction method to a full-chip substrate noise analysis example. As depicted in Fig. 3, the system consists of




Fig. 4. The time-domain comparison of substrate noise induced by an 100-inverter-block using SPICE MOSFET model and our proposed macromodel.




Fig. 5. The frequency-domain comparison of substrate noise induced by an 100-inverter-block using SPICE MOSFET model and our proposed macromodel.

a power supply network, package, a digital block, and a substrate. The digital block is constructed by stacking a total of 50 inverter chains, each containing 2 inverters. The logic input of the digital block has a period 30ns. In our simulations, the package and power supply network are modeled as an impedance $Z = 2 + j2 \times 10^{-9}\Omega$ in Fig. 3; the resistance of ground contact is $R_c = 2\Omega$; and the resistance of ground bias network is $R = 2\Omega$. The substrate is P⁻ type with dimension $width \times length \times depth = 1000 \times 1000 \times 300\mu\text{m}^3$, and a sheet resistance $15\Omega\text{-cm}$. Discretizing the substrate into $50 \times 50 \times 50\mu\text{m}^3$ cubes, we model it as a resistive mesh. The digital block is located $200\mu\text{m}$ from the measuring point, which is $100\mu\text{m}$ from the ground bias point.

For the digital block, the MOSFET is simulated using Schichman-Hodges model with $\mu_n C_{ox} \frac{W}{L} = 1.6 \times 10^{-4} \text{A/V}^2$ for both NMOS and PMOS, load $C = 0.5\text{pF}$ (see e.g., [5]). Although not mandatory, the Schichman-Hodges model (instead of more comprehensive models, such as BSIM3) is adopted here for simplicity. In order to verify the capability of our macromodel in reflecting the power supply variation, we use a power supply voltage 10% below the ideal value of 2V.

We choose uniform step size of $t_{1,n} = 450\text{ps}$, $\forall n \in [0, N]$, and the ODE system order $q = 2$. The latter implies a computational complexity similar to the macromodel in [4]. For comparison purpose, we use both SPICE-level description and our macromodel extraction to represent the digital block, and carry out the substrate noise analysis. With SPICE-level description, it takes 291.3s; whereas with our macromodel, it only takes 1.81s, which is 160 times faster. As evident in Fig. 4, the discrepancy between their peak values is $0.048\mu\text{V}$, which corresponds to an error of 3.21%. It is also worth mentioning that the resultant noise using our macromodel closely matches the true not only in peak value, but also in shape, which is corroborated by the comparison in frequency domain by taking Fourier Transform of their corresponding results, as depicted in Fig. 5.

V. CONCLUSIONS

Efficient and accurate computation of noise injection from the digital circuits consists of a major challenge in substrate noise analysis. In this paper, using TVP and model reduction techniques, we established a macromodel for noise injection computation with low complexity and high accuracy. A key attraction of this macromodel is the inclusion of three major

noise mechanisms. Thanks to its low complexity, the macromodel enables system-level noise analysis, even in large-scale circuits. The accuracy renders our digital cell macromodel interact with power grid voltage variations just as the original cell does, thus provides reliable results even with noisy power supply/ground. As we presented in section IV, our proposed model significantly speeds up the computation (160 times faster) while still offering excellent accuracy (3.21% peak noise error).

VI. ACKNOWLEDGMENT

This work was supported by NSF under Grant No.s CCR-0204278 and CCR-0312079, by DARPA under Grant No. SA0302103, and by SRC CADT program.

REFERENCES

- [1] X. Aragones, J. Gonzalez, and Rubio. *Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs*. Kluwer Academic Publishers, Boston, 1 edition, 1999.
- [2] D. L. Boley. Krylov space methods on state-space control models. *Circuits, Systems and Signal Processing*, 13:733–758, 1994.
- [3] H. H. Chen and D. D. Ling. Power supply noise analysis methodology for deep-submicron VLSI design. In *Proc. of IEEE DAC*, pages 638–643, Anaheim, CA, June, 1997.
- [4] A. Dharchowdhury, R. Panda, D. Blaauw, R. Vaidyanathan, B. Tutuianu, and D. Bearden. Design and analysis of power distribution networks in PowerPCTM microprocessors. In *Proc. of IEEE DAC*, pages 738–743, Anaheim, CA, June 15–19, 1998.
- [5] D. A. Johns and K. Martin. *Analog Integrated Circuit Design*. John Wiley & Sons Inc, 1996.
- [6] P. Miliozzi, L. Carloni, E. Charbon, and A. Sangiovanni-Vincentelli. SUBWAVE: a methodology for modeling digital substrate noise injection in mixed-signal ICs. In *Proc. of IEEE on Custom Integrated Circuits Conference*, pages 385–388, May 5–8, 1996.
- [7] A. Odabasioglu, M. Celik, and L.T. Pileggi. Prima: passive reduced-order interconnect macromodeling algorithm. In *IEEE/ACM International Conference on Computer-Aided Design*, pages 257–260, San Jose, CA, Nov 9–13, 1997.
- [8] S. Ponnappalli, N. Verghese, W. K. Chu, and G. Coram. Preventing a noisequake. *Circuits and Devices Magazine*, 17:19–28, November 2001.
- [9] J. Roychowdhury. Reduced-order modeling of time-varying systems. *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, 46(10):1273–1288, October 1999.
- [10] J. Roychowdhury. Analysing circuits with widely separated time scales using numerical PDE methods. *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, 48(5):578–594, May 2001.
- [11] Y. Saad. *Iterative Methods for Sparse Linear Systems*. PWS-Kent, Boston, 1996.
- [12] M. v. Heijningen, M. Badaroglu, S. Donnay, M. Engels, and I. Bolsens. High-level simulation of substrate noise generation including power supply noise coupling. In *Proc. of IEEE DAC*, pages 738–743, Los Angeles, CA, June 5–9, 2000.