



## Layout-Specific Circuit Evaluation in 3-D Integrated Circuits

SYED M. ALAM, DONALD E. TROXEL AND CARL V. THOMPSON

*Microsystems Technology Laboratories, MIT*  
*E-mail: salam@mit.edu; troxel@mit.edu; cthomp@mtl.mit.edu*

**Abstract.** In this paper, we describe a comprehensive layout methodology for bonded three-dimensional integrated circuits (3D ICs). In bonded 3D integration technology, parts of a circuit are fabricated on different wafers, and then, the wafers are bonded with a glue layer of Cu or polymer based adhesive. Using our layout methodology, designers can layout such 3D circuits with necessary information on inter-wafer via/contact and orientation of each wafer embedded in the layout. We have implemented the layout methodology in 3DMagic. Availability of 3DMagic has led to interesting research with a wide range of layout-specific circuit evaluation, from performance comparison of 2D and 3D circuits to layout-specific reliability analyses in 3D circuits. Using 3DMagic, researchers have designed and simulated an 8-bit encryption processor mapped into 2D and 3D FPGA layouts. Moreover, the layout methodology is an essential element of our ongoing research for the framework of a novel Reliability Computer Aided Design tool, ERNI-3D.

**Key Words:** 3-D integrated circuits, layout methodology, IC performance comparison, FPGA, reliability

### 1. Introduction

Recent development in technology has enabled the fabrication of a single chip with multiple device-interconnect layers (wafers) stacked on each other. This approach is commonly referred to as the 3D integration of ICs. The main idea behind 3D integration is to have multiple device layers in the third plane ( $z$  plane) and lower the interconnect length by connecting them vertically. This has been accomplished by bonding multiple wafers fabricated with different or similar technology as well as by fabricating multiple device (CMOS) layers on the same wafer [1–3]. The developed layout methodology enables the layout of individual device-interconnect layer keeping in mind the position and orientation of 3D contacts. The layout methodology is an essential element of our reliability analysis tool, ERNI-3D. ERNI-3D is a technology-generic tool for reliability analyses associated with electromigration, 3D bonding, and joule heating in 3D circuits.

### 2. A Simple 3D Integrated Circuit (3D IC)

The Wafer Bonding technology with Cu/Ta at 400°C has shown promise for successful 3D integration with

two or more device layers [1]. In this technology, each device-interconnect layer is fabricated separately on different wafers with same or different technologies, and then the wafers are bonded with each other with a bonding layer of Cu. The wafers are electrically interconnected using high aspect ratio vias or contacts. The 3D circuits fabricated with wafer-bonding technology have two different types of vertical interconnects as shown in Fig. 1. The inter-wafer vias connect multiple interconnect trees in different wafers. And at the bonding surface, the adjacent metallization layers from two wafers can also be connected with vertical Cu lines. The vertical Cu lines create a new type of trees, referred to as a “3D tree,” which expands between two different wafers in a 3D circuit.

### 3. Inter-Wafer Vias in 3D ICs

In order to facilitate the layout of 3D ICs, all types of inter-wafer vias or contacts are generalized into three major categories. Figure 2 shows the three categories of contacts along with their connectivity in a wafer. The three categories of vias are sufficient for defining almost all types of interconnection between the wafers




Fig. 1. Cross-section a 3D IC. Here DL and MLs correspond to device and metal layers, respectively.




Fig. 2. Different types of via/contact for 3D ICs.

in 3D ICs. A detailed description of each category follows.

### 3.1. Connected-to-Top Via

This type of via connects a metal layer to a 3D contact point at the top<sup>1</sup> of a wafer. In Fig. 2, it is connected with Metal2, the topmost metallization layer of this particular wafer. The connected-to-top via can also connect other metal layers, such as Metal1 or Metal3 to a 3D contact point at the top. When two wafers are bonded on front-to-front, as shown in Fig. 1, a 3D tree is formed if the connected-to-top type vias of the topmost metal layers from the two wafers share the same 3D contact point at the bonding surface.

### 3.2. Connected-to-Bottom Via

The connected-to-bottom type via extends between a metal layer and a 3D contact point at the bottom<sup>2</sup> of a wafer. In Fig. 2, a connected-to-bottom via connects Metal1 to a 3D contact point. When two wafers are bonded on back-to-front, a 3D tree is formed if a connected-to-bottom via from the top wafer and a connected-to-top via of the topmost metal layer from the bottom wafer share the same 3D contact point. Similarly, two connected-to-bottom type vias of different wafers with the same 3D contact point can also create a 3D tree when they are bonded on back-to-back.

### 3.3. Through-Wafer Via

Through-wafer via extends through the whole wafer without being electrically connected to any interconnect or active layer of the wafer. This type of via is particularly useful when more than two wafers are bonded to create a 3D IC. For example, in a three-wafer 3D circuit, an interconnect layer from the top wafer can be connected with that of the bottom wafer through a through-wafer via of the middle wafer. Moreover, Cu filled through-wafer vias can be designed as heat conductors to overcome the effect of increased Joule heating in a 3D IC. To represent a through-wafer via that is also electrically connected to an interconnect layer in a wafer, designer can add both connected-to-top and connected-to-bottom vias at the same position on that interconnect layer.

## 4. Implementation in Magic (3DMagic)

Magic is an interactive VLSI circuit layout editor developed at UC Berkeley [4]. It's well-documented source code and a wide variety of features make it an excellent vehicle with which to conduct VLSI and CAD research. In order to implement the 3D IC layout methodology in Magic, we have developed a new technology file to support all the new layers and inter-wafer vias. Several entries for display styles are also added in the file, `mos.7bit.dstyle5` or `mos.24bit.dstyle5`. Since Magic is a technology independent layout editing tool, a 3D circuit can be designed on any Magic (version 6.4 or higher) with the display style file installed in the proper path and technology file specified with the `-Ttechfile` flag in the command line.

### 4.1. Graphical User Interface

Magic consists primarily of an internal data-structure representation of a 2D layout with a graphical user interface (GUI) to manipulate and view a circuit design. However, Magic also supports viewing multiple layouts on different windows and editing a layout on the edit window. Using this feature, the layout of different wafers in a 3D circuit can be done on different windows with new abstract layers to specify the inter-wafer vias. The major issue with this approach is the alignment of different layouts and inter-wafer vias with the shared 3D contact points.




Fig. 3. Graphical user interface support for 3D IC layout in 3D-Magic.

The alignment issue has been resolved by introducing two area markers, mainboundary or mbnd for specifying layout size, and 3Dcontactpoint or 3Dcomp for specifying the positions of inter-wafer vias. Figure 3 shows the usage of the area markers. In Display Window 1, one layer of a 3D circuit has been designed with proper abstract layers indicating the inter-wafer vias. The positions of inter-wafer vias and desired layout area for the second wafer/layer are also marked in Display Window 1. Now, the 3Dcontactpoints and mainboundary are retrieved in Display Window 2 at the corresponding positions. Further layout can be done on Display Window 2 with respect to the area markers to design second wafer/layer of the 3D circuit. In order to automate the detection and placement of the area markers, a Magic feature, called “feedback” can be used. Designers can add all the area markers with “feedback add” command and port those to different windows with “feedback save filename” and “source filename” commands.

4.2. Abstract Layers

Abstract layers are the boxes in color that are drawn on the edit window to represent a particular mask layer, such as metal1, metal2, poly, ndiffusion, and so on. These layers are defined in the technology file. Two abstract layers are added as the connected-to-top via; Metal2\_top\_contact or m2topc, and Metal3\_top\_contact or m3topc, connecting metal2 and metal3 to a 3D contact point at the top, respectively.

Similarly for the connected-to-bottom category of vias, the two new abstract layers are Poly\_bottom\_contact or pbcon, and Metal1\_bottom\_contact or m1bcon. Poly\_bottom\_contact directly connects poly1 with a 3D contact point at the bottom of a wafer. In

order to connect Metal1 with a 3D contact point at the bottom, it is necessary to paint Poly\_bottom\_contact and Metal1\_bottom\_contact on top of each other in any order due to the stack via scheme in Magic.

Proper connectivity information is also added in the technology file to enable the built-in hierarchical circuit extractor successfully extract each layout of a 3D circuit. In the “drc” (Design Rule Checker) section of the technology file, some preliminary design rules are defined in terms of lambda ( $\lambda$ ). However, depending on the process, these rules may vary and a designer may need to observe absolute micron rule for the contacts. Finally, an abstract layer named through-wafer via or twv has been defined to indicate an extension through the whole wafer.

4.3. Strategy for Layout Management

A completely laid out 3D circuit in Magic will consist of multiple files; two or more layout files, of format .mag, for each wafer and one or more text files<sup>3</sup> containing the area markers. These files can be easily managed using a simple directory scheme. For example, all the files for a 3D Adder laid out in two wafers can be stored under a directory named adder8. In that directory, the two layout files, adder8\_top.mag and adder8\_bot.mag, and one text file for the 3D area markers, intercon, are stored. The suffix \_top indicates that the corresponding layout is for the top wafer in the 3D stack, and similarly \_bot indicates a layout for the bottom wafer. By default, the wafers are not flipped in the 3D stack. Therefore, to indicate that a particular layout is for a wafer that is also flipped, another suffix \_flp is required. Table 1 shows the orientations with corresponding file structures.

Thus, a designer can incorporate necessary information on the orientation of wafers for the 3D wafer bonding process and also add inter-wafer vias accordingly. The layout management scheme can be easily

Table 1. Layout-file structures for different bonding orientations in a 3D stack.

adder8	adder8	adder8
├adder8_top.mag	├adder8_top.flp.mag	├adder8_top.mag
├adder8_bot.mag	├adder8_bot.mag	├adder8_bot.flp.mag
└intercon	└intercon	└intercon
Bonding Orientation front-to-back	Bonding Orientation front-to-front	Bonding Orientation back-to-back

extended for 3D circuits with more than two wafers by indicating the middle wafers with different suffix, such as *\_md1*, *\_md2*, etc. starting from the top. Our reliability analysis tool automatically recognizes the bonding orientation and number of wafers using the layout management scheme.

#### 4.4. Circuit Extraction and Verification

Circuit extraction and verification are integral parts of CAD tools. Magic can extract circuits from layouts with extraction parameters retrieved from the technology file. To support circuit extraction in the initial version of 3DMagic, all the layouts of a 3D circuit are dumped into a single layout cell, and then extracted with the command “:extract all.” The 3D connections between layouts are automatically done if the same label is used (using “:label”) for inter-wafer vias of different layouts that requires to be connected. The extraction process creates a file with an extension, *.ext*, from the layouts. A spice netlist can be derived for the *.ext* file and simulated with HSpice or Spice with proper input vector for functional verification and other analyses.

### 5. Implication of the Methodology

The need for standardization of CAD methodologies for 3D ICs is critical as the topic of 3D integration is receiving more and more attention in both academia and industry. 3DMagic, the version of Magic with 3D layout capabilities, is available for the users of MIT’s academic computing facility, Athena. Several researchers have used 3DMagic for a research project investigating the advantages of 3D integration. Performance comparison of 2D and 3D FPGAs is an outcome of such a project [5]. As a part of our ongoing reliability analyses work, we have developed a novel layout-specific reliability tool, ERNI-3D, for 3D ICs. Reliability of bonded 3D circuits is an area yet to be explored and the layout methodology has added another dimension to facilitate our research.

### 6. Layout-Specific Performance Evaluation of FPGAs

Field Programmable Gate Arrays (FPGAs) are reconfigurable chips that can implement arbitrary logic.

However, this flexibility is achieved at the cost of low resource utilization, routing congestion, and high interconnect delay. 3D integration can alleviate some of these problems by mapping the configurable logic blocks into two or more layers/wafers and connecting them with shorter vertical wires.

#### 6.1. Architecture of 2D and 3D

An 8-bit encryption processor was implemented in both 2D and 3D FPGAs by laying out the circuits using Magic and 3DMagic [5]. The 2D FPGA has 96 ( $16 \times 6$ ) blocks of RLBs (Routing and Logic Blocks) in a single layout and the 3D version has a slightly higher number (112) of RLBs (to facilitate routing) in two layouts. The functional unit in RLB consists of pass-transistor based logic circuitry and the eight control bits are fed from value stored in a register.


Triptych, the 2D architecture investigated, is a sea-of-gates type structure made from an array of RLBs instead of conventional configurable logic blocks [6]. The RLBs can be configured to implement a logic function as well as to act as a signal router. The 3D FPGA architecture, Rothko, was proposed by Northeastern University [7] and is directly based on Triptych. In Rothko, the sea-of-gates structure is extended to multiple layers or wafers. The implementation of 8-bit encryption processor has two layers in the 3D stack. The upper layer is dedicated almost exclusively for routing; whereas, the lower layer is used primarily for computation.

#### 6.2. Result of Simulation


Spice netlists were extracted from the layout of 2D and 3D FPGAs and simulated using PowerMill.<sup>4</sup> Both circuits were simulated with parameters for  $0.30 \mu\text{m}$  technology with a power supply of 3 V. Due to the lack of fabrication facilities for 3D circuits, the FPGAs could not be fabricated and the data presented here is based on circuit simulation. Table 2 shows the comparison of some performance parameters. Figure 4

Table 2. Performance of 2D and 3D FPGAs.

	Critical Path Delay	RLBs Used
2D	62 ns	70.8%
3D	53 ns	85.7%



(a)



(b)

Fig. 4. Simulation for critical path delay of (a) 2D and (b) 3D FPGAs in PowerMill. The first waveform shows that the input signal transitions at 100 ns, while the rest of the waveforms are 8-bit output. The outputs settle to their final values at 153 ns and 162 ns in 3D and 2D respectively.

shows simulation for critical path delay in the 2D and 3D FPGAs.

### 6.3. Discussion of Results

Table 2 shows some advantages in the 3D FPGA even though the improvements do not match the maximum expectation from theoretical analyses [8,9]. Modeling analysis does not consider actual circuit being implemented; rather it assumes a standard FPGA architecture and straightforward extension of switch boxes to 3D technology. Therefore, the actual improvement varies from the ideal case based on circuit design and implementation details in the architecture. The percentages of used RLBs show that the 3D design has better resource utilization than its 2D counterpart.

The 3D FPGA design can of course be further improved (by using different mapping/architecture). Moreover, the 8-bit encryption processor may not have enough complexity to fully achieve the gains of 3D integration. Therefore, research and experiment with actual circuit implementations are equally important to fully harness the advantages of a new technology. Availability of CAD methodologies for 3D integration technology and tools, such as 3DMagic, can set such research direction.

## 7. Layout-Specific Reliability Analyses

Although there has been some research on the impact of 3D integration on chip size, interconnect delay, and overall system performance, not much is known about the reliability issues in 3D integrated circuits. We have developed a framework for reliability analyses in 3D circuits with a novel Reliability Computer Aided Design (RCAD) tool, ERNI-3D [10]. Using ERNI-3D, circuit designers can get interactive feedback on the reliability of their circuits associated with electromigration, 3D bonding, and joule heating. Moreover, addressing the reliability issues at the circuit layout level makes our approach unique.

ERNI-3D parses 3D circuit layouts, and extracts both conventional and 3D interconnect trees. It employs the Hierarchical Reliability Analysis approach, and filters out a group of immortal trees (trees that will never fail) using their current-density length products [11,12]. After the filtering process, stringent reliability models are applied to the remaining interconnect trees for computing their median and mean time to failures. Finally, multiple time to failures are combined using a joint probability distribution to report a single reliability figure for the whole chip. Electromigration models applied are based on effects in aluminum interconnects [11,12]. Figure 5 shows a screen shot of ERNI-3D working on a 3D 8-bit Adder layout.

The reliability analyses with a 3D adder and the FPGA demonstrate proper functionality of ERNI-3D. A comparative analysis was also done to observe the effect of 3D. Electromigration reliability is significantly improved in both circuits as 3D mapping shortened the number of long wires. However, no definite conclusion on overall reliability can be reached at this moment as thermal effects in 3D are yet under investigation.




Fig. 5. Graphical user interface of ERNI-3D with a 2-wafer 3D 8-bit adder layout.

## 8. Ongoing and Future Work

The initial version of ERNI-3D treats 3D circuits with two wafers or device-interconnect layers in the stack. However, data-structures and algorithms in the tool are generic enough to make it compatible with 3D circuits with more than two device-interconnect layers, and to allow incorporation of more sophisticated reliability models (specially 3D bonds and joule heating models as they are under development) in the future.

Electromigration failure mechanisms in Aluminum interconnect are very well defined and modeled. Due to lower sheet resistance in Copper, semiconductor industry is moving towards new Cu-based interconnection technology to reduce RC delay. Although Cu is expected to have intrinsically lower rate of electromigration, the aspects of a technology change can lead to new reliability issues. Recent article in Silicon Strategies describe several failure modes observed in vias leading to poor yield and unacceptable failure rates over chip lifetime [13]. Through either electromigration or thermal-stress migration, one or more small voids in the metallic copper that forms via can join, migrate to the bottom of the via and open the connection between the via and the barrier over the underlying metal layer.

Our current experimental research focuses on electromigration tests with dual-damascene Cu interconnects: via-to-via studs, dotted-i, multi-terminal T and L structures. A fundamental reliability unit (FRU) in Cu-based technology will be identified for layout-level reliability assessment. Future versions of ERNI-3D will accommodate Cu electromigration reliability models with the effect of increased temperature in 3D circuits.

## 9. Conclusion

A comprehensive layout methodology for bonded 3D integrated circuit is proposed and implemented in 3DMagic. The layout methodology can be incorporated into any existing CAD tools with minimal changes and yet it is powerful enough for design of a 3D circuit of any complexity. Using 3DMagic, researchers have designed and simulated an 8-bit encryption processor mapped into 2D and 3D FPGAs to investigate the improvements in key performance parameters. Experiments suggest the extent of improvement is dependent on actual circuit implementation and the layout methodology presented here will allow further research with different circuit topologies to fully harness the advantages of 3D integration. Moreover, circuit performance evaluation from an overall reliability standpoint is inconclusive without knowing the thermal effects in 3D circuits. Availability of the layout methodology and 3D circuit layouts has started a new research area for exploring the reliability and thermal issues in bonded 3D integration technology. We have developed a novel RCAD tool, ERNI-3D for reliability analyses associated with electromigration, 3D bonding, and joule heating.

## Acknowledgments

The authors would like to thank Nisha Checka and Charlotte Lau for the performance comparison of 2D and 3D FPGAs. We also acknowledge the support of Yonald Chery, Arifur Rahman, Gan Chee Lip, Frank Wei, and Professor Anantha Chandrakasan. This research is being conducted at the Interconnect Focus Center sponsored by MARCO.

## Notes

1. Both “top” and “front” refer to metal side (opposite of the Si substrate side) of a wafer.
2. Both “bottom” and “back” refer to the Si substrate side of a wafer.
3. These text files are created with “feedback save filename” command.
4. PowerMill is a high-speed circuit simulator available from Synopsys.

## References

1. Fan, A., Rahman, A. and Reif, R., “Copper wafer bonding.” *Electrochemical and Solid-State Letters* 2(10), pp. 534–536, 1999.

2. Rahman, A., Fan, A., Chung, J. and Reif, R., "Wire-length distribution of three-dimensional integrated circuits," in *Proceedings of IITC*, pp. 233–235, 1999.
3. Souri, S. J. and Saraswat, K. C., "Interconnect performance modeling for 3D integrated circuits with multiple Si layers," in *Proceedings of IITC*, pp. 24–26, 1999.
4. Ousterhout, J. K., Hamachi, G. T., Mayo, R. N., Scott, W. S. and Taylor, G. S., "The magic VLSI layout system." *IEEE Design and Test*, pp. 19–30, February 1985.
5. Checka, N. and Lau, C., "Performance comparison of a 2D and 3D FPGA." *Design and Analysis of Digital Integrated Circuits*, Professor Anantha Chandrakasan, Fall 2000.
6. Boriello, G., Ebeling, C., Hauck, S. and Burns, S., "The triptych FPGA architecture." *IEEE Transaction on VLSI Systems* 3(4), pp. 491–501, 1991.
7. Leeser, M., Meleis, W. M., Vai, M. M. and Zavracky, P., "Rothko: A three dimensional FPGA architecture, its fabrication, and design tools." *Seventh International Workshop on Field Programmable Logic and Applications*, September 1997.
8. Rahman, A., "System-level performance evaluation of three-dimensional integrated circuits." Ph.D. Dissertation, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, January 2001.
9. Alexander, M., Cohoon, J., Colflesh, J., Karro, J. and Robins, G., "Three-dimensional Field-programmable Gate Arrays," in *Proceedings of IEEE International ASIC Conference*, pp. 253–256, September 1995.
10. Alam, S. M., "ERNI-3D: A technology-generic tool for interconnect reliability projections in 3D integrated circuits." Master of Science Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science.
11. Clement, J. J., Riege, S. P., Cvijetic, R. and Thompson, C. V., "Methodology for electromigration critical threshold design rule checking." *IEEE Transactions on CAD* 18, p. 576, 1999.
12. Riege, S. P., Thompson, C. V. and Clement, J. J., "A hierarchical reliability analysis for circuit design evaluation." *IEEE Transactions on ED* 45, p. 2254, 1998.
13. Wilson, R., EE Times, "Failures plague 130-nanometer IC processes," SiliconStrategies.com, August 26, 2002, <http://www.siliconstrategies.com/story/OEG20020826S0022>

**Syed M. Alam** is currently a graduate student at M.I.T. pursuing Ph.D. degree at the Electrical Engineering and Computer Science Department. He

received a B.S. degree in electrical and computer engineering from the University of Texas at Austin in May 1999 and an M.S. degree in electrical engineering from M.I.T. in June 2001. His current research area focuses on design methodology and tools for 3D ICs incorporating thermal and reliability effects. He is a member of Tau Beta Pi, Eta Kappa Nu, and IEEE.

**Donald E. Troxel** received his B.S. degree in electrical engineering from Rutgers University in 1956. He received his S.M. and Ph.D. degrees in electrical engineering from the Massachusetts Institute of Technology in 1960 and 1962. He has been at M.I.T. since 1962, first as a Ford Foundation post-doctoral fellow, assistant professor, associate professor, and now as professor of electrical engineering. His teaching activities have centered on undergraduate electronics and digital systems laboratories. Currently Prof. Troxel's principal research interests include distributed design and manufacturing (DDF), remote inspection, and development of a MEMS station. Prof. Troxel is a senior member of the IEEE and a member of ACM, Tau Beta Pi, Eta Kappa Nu, Sigma Xi, and Pi Mu Epsilon.

**Carl V. Thompson** received his SB in materials science and engineering from M.I.T. in 1976, SM and Ph.D. degrees in applied physics from Harvard University in 1977 and 1982 respectively. He was an IBM postdoctoral fellow in the Research Laboratory of Electronics at MIT in 1982, and joined the faculty of the Department of Materials Science and Engineering in 1983. He is currently the Stavros Salapatras professor of materials science & engineering. Prof. Thompson was named an SMA fellow in the Singapore-MIT Alliance Program and co-chairs the SMA program in Advanced Materials for Micro and Nano-Systems. He currently chairs the Program Development subcommittee of the MRS Program Committee.