# Weekly Report for Yu Hu's work from Aug. 29 to Sep. 4 

September 4, 2005

## 1 Prove the line case of level converter free formulation

### 1.1 Model and formula

The line case (see Figure 1) in King Ho's DAC'05 paper is used in our proof. The logic of the proof is that, whenever the first level converter is used (low $V_{d d}$ buffer drives high $V_{d d}$ buffer ), we can always switch the high $V_{d d}$ buffer and low $V_{d d}$ buffer while keeping the optimal power under the given timing constraint.


Figure 1: Comparison cases for the proof
In Figure 1, we assume $l_{1}+l_{2}=p_{1}+p_{2}=L$. Under a certain technical node, we can always assume that the settings (input capacitance $C_{i n}^{0}$, intrinsic delay $D_{i n t}^{0}$ and output resistance $R_{d}^{0}$ ) min-size buffer are given. We set the size of low $V_{d d}$ buffer, high $V_{d d}$ buffer and level converter in case (A) as $x, y$ and $z$, and the size of low $V_{d d}$ buffer and high $V_{d d}$ buffer in case (B) as $u$ and $w$. Based on these constant parameters, we calculate the Elmore delay of case (A) and (B) as follows.

$$
\begin{align*}
\text { Delay }_{A}= & R_{\text {in }} C_{L}+D_{L}+R_{L}\left(c_{w}+l_{1}+C_{L C}\right)+r_{w} l_{1}\left(c_{w} l_{1} / 2+C_{L C}\right)+ \\
& D_{L C}+R_{L C} C_{H}+D_{H}+R_{H}\left(c_{w} l_{2}+C_{\text {load }}\right)+r_{w} l_{2}\left(c_{w} l_{2} / 2+C_{\text {load }}\right)  \tag{1}\\
\text { Delay }_{B}= & R_{\text {in }} C_{H}^{\prime}+D_{H}^{\prime}+R_{H}^{\prime}\left(c_{w} p_{1}+C_{L}^{\prime}\right)+r_{w} l_{1}\left(c_{w} p_{1} / 2+C_{L}^{\prime}\right)+ \\
& D_{H}^{\prime}+R_{L}^{\prime}\left(c_{w} p_{2}+C_{\text {load }}\right)+r_{w} p_{2}\left(c_{w} p_{2} / 2+C_{\text {load }}\right) \tag{2}
\end{align*}
$$

where

$$
\begin{aligned}
& C_{L}=x \cdot C_{i n}^{0} \quad, \quad R_{L}=R_{d}^{0} / x \quad, \quad D_{L}=D_{i n t}^{L} \\
& C_{H}=y \cdot C_{i n}^{0} \quad, \quad R_{H}=R_{d}^{0} / y \quad, \quad D_{H}=D_{i n t}^{H} \\
& C_{L}=u \cdot C_{i n}^{0} \quad, \quad R_{L}=R_{d}^{0} / u \quad, \quad D_{L}=D_{i n t}^{L} \\
& C_{L}=w \cdot C_{i n}^{0} \quad, \quad R_{L}=R_{d}^{0} / w, \quad D_{L}=D_{\text {int }}^{H}
\end{aligned}
$$

Power dissipation by case (A) and (B) can be calculated as follows.

$$
\begin{align*}
& \text { Power }_{A}=x \cdot E_{L}+y \cdot E_{L}+z \cdot E_{L C}+0.5 \cdot c_{w} \cdot l_{2} V_{d d}^{H^{2}}+0.5 \cdot c_{w} \cdot l_{1} V_{d d}^{L^{2}}  \tag{3}\\
& \text { Power }_{B}=u \cdot E_{L}+w \cdot E_{L}+0.5 \cdot c_{w} \cdot p_{1} V_{d d}^{H^{2}}+0.5 \cdot c_{w} \cdot p_{2} V_{d d}^{L}{ }^{2} \tag{4}
\end{align*}
$$

Obviously, the power dissipation of case (A) and (B) might be sensitive to min-size buffer settings, buffer size, $V_{d d}$ level, and timing constraints etc. Now I'm going to show the effect of the above parameters to the difference of power between (A) and (B). A typical global wire length is selected in the following analysis since the results are scalable based on the wire length.

### 1.2 Effect of timing constraints

Firstly, I'll show the effect of timing constraint on power dissipation. Under the typical settings of min-buffer and $V_{d d}$ level in 65 nm technical node, the power of (A) and (B) under the timing constraints from the optimal delay to $110 \%$ optimal delay is shown in Figure 2. It's easy to find that Power $_{A}$ is much larger than Power $_{B}$ when the timing constraint is tight, Power $_{A}$ becomes close to Power $_{B}$ when timing constraint is looser, and ultimately the difference between Power $_{A}$ and Power $_{B}$ is a constant as power is totally decided by $V_{d d}$ level and min-buffer size under over-loosed timing constraint. The most important part is that Power $_{A}$ is always larger than Power $_{B}$ under the same timing constraint. To exclude the effect of $V_{d d}$ level on the result, I tested two groups of $V_{d d}$ settings. Figure 2 shows that the results under both $V_{d d}$ levels are consistent.


Figure 2: Slack vs. Power

### 1.3 Effect of upstream res and downstream cap

Then, I'll show the effect of upstream resistance $R_{\text {in }}$ and the downstream load capacitance $C_{\text {load }}$ on power dissipation of (A) and (B). The $R_{\text {in }}$ and $C_{l o a d}$ are set to be from 1x to 1000x resistance and capacitance of the min-size buffer, respectively. Also three kinds of timing constraints, such as optimal delay, $10 \%$ slack and $50 \%$ slack, are used respectively. Figure 3 shows the results. We can find that Power $_{A}$ is always larger than Power $_{B}$ when $C_{\text {load }}$ is less than 700 x capacitance of the min-size buffer. Actually, this is a reasonable assumption in our design as the downstream buffering can bound the load capacitance very well.

### 1.4 Effect of min-size buffer settings

At last, I'll show the effect of the output resistance $R_{D}^{0}$ and intrinsic delay $D_{i n t}$ of the min-size buffer (we can treat the input capacitance of the min-size buffer as a constant in practice). $R_{D}^{0}$ is set to be from $50 \Omega$ to $10000 \Omega$,


Figure 3: $R_{\text {in }}$ and $C_{\text {load }}$ vs. Power
and $D_{\text {int }}$ is from $10 p s$ to $1000 p s$. The optimal delay, $10 \%$ and $50 \%$ slack timing constraints are tested. The results are shown in Figure 4, whose Z axe is $\frac{\text { Power }_{A}-\text { Power }_{B}}{\text { Power }_{B}}$ and $\mathrm{x}, \mathrm{y}$ axes are $R_{D}^{0}$ and $D_{\text {int }}$ respectively. We can find that Power $_{A}$ is always larger than Power $_{B}$ in this range.


Figure 4: $R_{D}^{0}$ and $D_{\text {int }}$ vs. Power

### 1.5 A sufficient condition for the level converter free formulation

Thereom Given $x$-size low $V_{d d}$ buffer and $y$-size high $V_{d d}$ buffer in case (A), if we can always find a proper segments $p_{1}$ and $p_{2}$ to satisfy the timing constraint with simply switching these two buffers (without changing buffer sizes), then we have Power $_{A}>$ Power $_{B}$ if $\beta>=\frac{\alpha y+x}{2}$, where $\beta$ is a ratio of the size of the wire $L$ we considered comparing to the min-size buffer.

Proof We can write the resistance and capacitance by those of min-size buffer. Without losing generality, we ignore the constant coefficients and the Res and Cap of the wire $l$ can be written as $\beta R_{d}^{0}$ and $\beta C_{i}^{0} n$. For the level converter, we can simply treat it as $\alpha \times$ high $V_{d d}$ buffer. In the other hand, the timing constraints Delay $_{A} \leq T$, Delay $_{B} \leq T \Leftrightarrow$ Delay $_{A}-T=0$, Delay $_{B}-T=0$ for power optimization. We can substitute $\beta R_{d}^{0}$, $\beta C_{i}^{0} n$ and the buffer sizes in Eq. 1 and Eq. 2 and divide $C_{i}^{0} n \cdot R_{d}^{0}$ in both sides and ignore all constant coefficients, then rearrange and get the following equations.

$$
\begin{array}{r}
\beta_{1}^{2}+\beta_{1} \cdot(1 / x+\alpha y-\beta-1)+\left(1+x+\alpha y / x+1 / \alpha+(\beta+1) / y+\beta^{2} / 2+\beta-T\right)=0 \\
\gamma_{2}^{2}+\gamma_{2} \cdot(1 / x-\beta+1-1 / y-x)+\left((\beta+x) / y+\beta x+y+1 / x+\beta^{2} / 2-T\right)=0 \tag{6}
\end{array}
$$

$$
\begin{align*}
& \Rightarrow \\
& \beta_{1}=\frac{-(1 / x+\alpha y-\beta-1)+\sqrt{(1 / x+\alpha y-\beta-1)^{2}-4\left(1+x+\alpha y / x+1 / \alpha+(\beta+1) / y+\beta^{2} / 2+\beta-T\right)}}{2} \\
&=\frac{B+\sqrt{B^{2}-4 C}}{2} \tag{7}
\end{align*}
$$

$$
\begin{align*}
\gamma_{2} & =\frac{-(1 / x-\beta+1-1 / y-x)+\sqrt{(1 / x-\beta+1-1 / y-x)^{2}-4\left((\beta+x) / y+\beta x+y+1 / x+\beta^{2} / 2-T\right)}}{2} \\
& =\frac{B^{\prime}+\sqrt{B^{\prime 2}-4 C^{\prime}}}{2} \tag{8}
\end{align*}
$$

where $\beta_{1}$ and $\gamma_{2}$ is similar defined as $\beta$ and $T$ is the timing constraint divided by some constant. A sufficient condition for $\beta_{1}<\gamma_{2}$ is that we have the following inequations.

$$
\begin{equation*}
B-B^{\prime}=-(1 / x+\alpha y-\beta-1)-(-(1 / x-\beta+1-1 / y-x))=2-1 / y-x-\alpha y<0 \tag{9}
\end{equation*}
$$

$$
\begin{align*}
\left(B^{2}-4 C\right)-\left(B^{\prime 2}-4 C^{\prime}\right)= & \alpha^{2} y^{2}+2 \alpha y / x-2 \alpha y \beta-2 \alpha y+2 \beta-4(1+x)-4 \alpha y / x-4 / \alpha-4(\beta+1) / y \\
& -x^{2}-1 / y^{2}+2 /(x y)+2+2 \beta+2(\beta+1) / y+2(\beta+1) x+2 x / y+4 y \\
\approx & \alpha^{2} y^{2}-2 \alpha y \beta+2 \beta-x^{2}+2 \beta+2(\beta+1) x \\
= & \alpha^{2} y^{2}-x^{2}-(2 \alpha y-4-2 x) \beta<0 \\
\Rightarrow \quad &  \tag{10}\\
\beta \Rightarrow & \frac{\alpha^{2} y^{2}-x^{2}}{2 \alpha y-2 x-4}>\frac{(\alpha y-x)(\alpha y+x)}{2(\alpha y-x)}=\frac{\alpha y+x}{2}
\end{align*}
$$

Based on Eq. 3 and Eq.4, the power of (A) and (B) can be written as follows with ignoring all constant coefficients.

$$
\begin{align*}
p w r_{A} & =x+(1+\alpha) y+V_{H} \beta_{2}+V_{L} \beta_{1}  \tag{11}\\
p w r_{B} & =x+y+V_{H} \gamma_{1}+V_{L} \gamma_{2}  \tag{12}\\
\Rightarrow &  \tag{13}\\
p w r_{A}-p w r_{B} & =\alpha y+\left(V_{L}-V_{H}\right)\left(\beta_{1}-\gamma_{2}\right) \tag{14}
\end{align*}
$$

Obviously, if $\beta_{1}<\gamma_{2}$ then $p w r_{A}>p w r_{B}$.

