

Outline

Generation Section I: Interconnect circuit model generation

- Dr. Lei He
- □ Section II: Detailed models for noise and timing
 - ♦ Dr. Eli Chiprout
- □ Section III: Current and power modeling
 - ♦ Dr. Lei He
- Section IV: Chip and package power supply noise analysis

2

◆ Dr. Howard Chen

ASP-DAC, 2003 Prof. Lei He, LHE@ee.ucla.edu











	GA based	Timed-ATPG
Computational Complexity	Low	High
Computational Scalability	High	Low
Estimation Quality	High	High
Flexibility for different abstract level	High	Low









□ Po dej ◆ □ A1	wer-up curr oends on two For combinati PG, genetic	ent depends o input vecto onal circuits algorithm, a	on one input v rs ind random sin	vector, and M mulation ma	ASSC
use cui	ed to find the rent	e vector lead	ing to maximu	im power-up)
use cu	ed to find the rent Circuits	e vector lead Random Simulation	Timed-ATPG algorithm	Genetic Algorithm	,











Circuit	Act. Power	Pred.	Abs.
C8	318.60	397.40	Err(%) 24.73
S298	308.61	244.12	20.89
B9	321.13	212.58	33.80
S1196	618.52	810.52	23.5
S1238	996.75	672.07	32.58
S1494	1202.54	649.41	46.0
S1488	1328.34	712.99	46.32
Average	-	-	31.91







Experiments of RT-Level Estimation

□ Use estimated A and Iavg

□ Average absolute error 22.64%

circuit	Gate-level	High-level	Abs. Error(%)
con1	761.93	689.10	9.56
misex1	1672.34	1355.23	18.96
squar5	1656.82	1263.35	23.75
b9	3772.84	3950.84	4.72
5xp1	2954.62	2986.10	1.07
ttt2	4858.79	3790.05	24.71
apex7	6330.88	5283.10	16.55
x1	7443.08	5926.26	20.38
i6	14486.83	10612.14	26.75
x4	10840.71	11875.49	9.55
apex6	18879.98	12679.44	32.84
i8	23973.35	24394.14	1.76
apex3	26969.87	17916.60	33.56

23

