

Outline

Gamma Section I: Interconnect circuit model generation

- Dr. Lei He
- □ Section II: Detailed models for noise and timing
 - Dr. Eli Chiprout
- □ Section III: Current and power modeling
 - ♦ Dr. Lei He
- Section IV: Chip and package power supply noise analysis
 - Dr. Howard Chen



Outline

- **Characteristics and extraction of capacitance**
- **Characteristics and extraction of inductance**
- **Complexity-reduced RLC circuit model**

ASP-DAC 2003

4





Experimental Comparison

Experimental Setup

w = 0.25um, s = 0.25um, h = 0.5um, t = 0.5 um

D Experimental Results:

	FastCap	Formula
Cg	0.08923 fF	0.1276 fF
Cx	0.3305 fF	0.3050 fF

D Table-based extraction is in general more accurate

- Cg and Cx as functions of (w,s)
- Can be extended to consider crossing wires rather than ground planes

7

ASP-DAC 2003

Prof. Lei He, LHE@ee.ucla.edu

































































