


The Altera logo is displayed in a stylized, outlined font in the top left corner of the slide.

Power Mitigation For Nanometer FPGAs


(ISLPED 2005 Tutorial)

Mike Hutton
Altera San Jose

Section Overview

- FPGA Architecture Design
- Power Breakdown (90nm vs. 130nm)
- Architecture and Design for Low Power
- Commercial CAD for Low-Power


The k-Input LUT (e.g. k=4)



$$a'b'c'd' + abcd + abc'd' = 1000\ 0000\ 0000\ 1001 = 0x8009$$



Basic Logic Element (LUT4)




- Features
- Area
- Speed
- Power

Source: Stratix



Hierarchy: LAB / Cluster / CLB




LAB-size?
LUT-size?


(Effects on area,
speed, power,
and layout)




Routing



Wires:
- length
- width
- space
- muxing



LAB Interface




Flexibility:
 - #mux
 - mux size
 - stubbing

© 2005 Altera Corporation, M. Hutton
 7



VPR Tool-set




[Betz, PhD]

© 2005 Altera Corporation, M. Hutton
 8




Commercial Tools (Altera FMT)




© 2005 Altera Corporation, M. Hutton
9



Results:




Channel width changes with aspect ratio
[Betz, TVLSI 2000]




Even Ratio of Length 4, 8 Wires
[Lewis, FPGA03] [Leventis, CICC03]

© 2005 Altera Corporation, M. Hutton
10




LUT-size 4 (area) to 6 (speed)
[Lewis, FPGA05] [Hutton, FPL04]



Heterogeneous wires reduces delay 25-30%
[Hutton, FPGA02]




Commercial Die



© 2005 Altera Corporation, M. Hutton
11




Power Breakdown



© 2005 Altera Corporation, M. Hutton
12




130nm vs. 90nm operating power



© 2005 Altera Corporation, M. Hutton
13



Architecture Design Tradeoffs




© 2005 Altera Corporation, M. Hutton
14



Core Dynamic Power

- Average over 112 Industrial (Customer) Designs



* "5% or 0%" is more accurate

[Source: 90nm Stratix II]

© 2005 Altera Corporation, M. Hutton
15




Dynamic Power Minimization

- Process Technology:
 - TSMC Black Diamond Low-k Dielectric (2.9 vs. 3.6 for FSG)
 - Reduces Metal Capacitance
 - ~14% Reduction in Dynamic Power
 - ~12% Performance Improvement
 - Standard On All TSMC 90nm Products
- I/O Region
 - Re-design to Reduce I/O Pin Capacitance

© 2005 Altera Corporation, M. Hutton
16



Heterogeneous RAM, DSP, Clock



- Memory Packing/Mapping
- Programmable Clock Enables

© 2005 Altera Corporation, M. Hutton
17

ALTERA


New: Heterogeneous LE / LAB

- LAB Size 10-20, LUT-Size 4 for Area, Power
 - Low-cost Cyclone II has LAB-size 16, LUT-size 4
- LAB Size 12-16, LUT-Size 6 for Delay
 - But suffers on power and area
- Stratix II “Adaptable” Logic From 16x5 to 8x7
 - Allows critical path in 6 and 7 LUTs (10% of logic)
 - Remaining 90% logic in energy-preferred 4 and 5 LUTs
- Note: LAB-Sizing Very Layout-Dependent

© 2005 Altera Corporation, M. Hutton
18

ALTERA


ALM Configurations



© 2005 Altera Corporation, M. Hutton
19



Stratix II ALM – High Level




© 2005 Altera Corporation, M. Hutton
20



Static Power


1. Sub-Threshold Leakage (Dominant)
 - Increases Rapidly with Temperature
 - Highly Dependent on Process Variation
2. Gate Leakage (Still Smaller)
3. Reverse-Biased Junction Leakage (Very Small)



© 2005 Altera Corporation, M. Hutton
21

ALTERA


Raw Static Power Numbers



© 2005 Altera Corporation, M. Hutton
22

ALTERA


Channel Length Variation



© 2005 Altera Corporation, M. Hutton
23

ALTERA

Process Variation Impact On Leakage



© 2005 Altera Corporation, M. Hutton
24

ALTERA


90nm Leakage Mitigation

- Multiple V_T Transistors
 - High V_T Off Critical Path (e.g. config) gives “easy” 10X Leakage Reduction
- Longer Channels for Most Transistors
 - Significant WC Leakage Reduction
 - Worst-Case Very Important for FPGAs due to speed binning
- Dual T_{OX}

© 2005 Altera Corporation, M. Hutton
25

ALTERA


HardCopy II Leakage & Logic Power



FPGA:
Programmable Routing



HardCopy II:
Custom Metal Routing
(20K Less Routing Cap)



© 2005 Altera Corporation, M. Hutton
26

ALTERA

Quartus II CAD Optimizations


- Configuration Options
 - Power-Down Unused Branches of Clock Tree
 - Unused Devices Moved to Low-Leakage States
- Power-Driven Place&Route
 - Reduce Global IC For Active Nets
- Power-driven synthesis
 - Re-Arranging LUT-Masks, RAMs and Clustering
 - Absorb Active Nets, Reduce Toggling
 - Inference / Manipulation of Clock-Enables
 - Especially on Hard-Blocks
- Power Calculator and Modeling (Temp, Activity)
 - Measurement Is Key To Any Optimization Algorithms

© 2005 Altera Corporation, M. Hutton
27



E.g. Clock Shutdown


- Automatic In Place&Route
 - Fine Granularity (Nearly 800 Regions)
- Taking Advantage of Programmable Clock Network



© 2005 Altera Corporation, M. Hutton
28



E.g. RAM Slicing for Power (16x1024)



© 2005 Altera Corporation, M. Hutton
29

ALTERA

Summary

- Power Breakdown
 - Dynamic Dominates at 90nm, Static Growing
- Architecture Enhancements
 - Logic & LAB Changes Had Significant Benefits
 - But Most Gains at 90nm From Process/Circuit
- Cost Tradeoff Is Key (Area, Yield, Risk)
 - 90nm Used Multiple V_T , L and Lots of Device Tuning
 - Rejected Multiple Core V_{DD} , T_{OX} (for now)
- CAD
 - Early Techniques Help, But Lots To Do

© 2005 Altera Corporation, M. Hutton
30

ALTERA