





Outline	isQED
 Chip-Package Design Issues Power distribution I/O timing & Signal Integrity 	
 Package Modeling Issues & Requirem 	nents
 Sparse 3D Circuit Modeling Sparse inductance models Distributed BEM capacitance extraction Package analysis components 	
 Package Analysis Applications Using S Signal integrity analysis Full package loop inductance analysis Package power distribution models Package decoupling capacitor optimization 	Sparse 3D Models
ISQED 2005 - Tutorial II 3	March 21, 2005































































































































Design	Case 1	Case 2
Package Size	26 mm x 26 mm	34 mm x 34 mm
Chip Size	12 mm x 12 mm	15 mm x 15 mm
Layers	12 (3+6+3)	12 (3+6+3)
Top Pins	168 VDD + 148 VD2 + 313 GND	255 VDD + 184 VDD2 + 72 VDD3 + 38 VDD9 + 508 GND
Bottom Pins	28 VDD + 55 VD2 + 80 GND	60 VDD + 53 VDD2 + 20 VDD3 + 10 VDD9 + 240 GND
Shapes	~ 400,000	~ 800,000
Nodes	~ 200,000	~ 370,000
RL extraction time	2 h 35 min (9 parallel)	2 h 22 min (16 parallel)
Extracted Model	R: 400 K self: 234 K mutual: 1.9 M	R: 800 K self: 444 K mutual: 4.3 M



Simulatio	n Perform	ance Con	nparison			
Design	Package Type	Memory (GB)	CPU Time			
Case 1	Detailed	7.6	1h 26min			
	Port Model	1.2	16 min			
C 2	Detailed	15.6	3h 28min			
Case 2	Port Model	2.5	33 min			
Simulation time: 50 ns (time step: 50 ps) Number of time steps: 1000						
ISOED 2005 - Tutorial II 69 March 21 2005						

/orst Voltage Drop Comparison						
Design	Package Type	Max (mv)	Min (mv)			
	Extracted	127.5	63.2			
Case 1	Port Model	138.4	69.5			
0 0	Extracted	281.0	153.1			
Case 2	Port Model	288.4	148.9			
SQED 2005 - Tutorial II 70 March 21, 2005						























(Capacitor Parasitics & Costs							
	 A capacitor with large ESC, low ESR & low ESL is more expensive 							
		C1d	C1c	C1b	C1a	No C		
	ESC (nf)	50	100	50	100			
	ESR (mohm)	60	60	30	30			
	ESL (pH)	100	100	40	40			
	Relative Cost	1	2	2	4	0		
ISC	QED 2005 - Tutor	ial II	82		Ма	rch 21, 200	5	





Decap	Decap Deployment				Non-uniform switching: • W ₁ = 0.5, W ₂ = W ₃ = 0.20, W ₄ = 0.1)ED
	C1d	C1c	C1b	C1a	No C	Peak Z (mohm)	Decap Cost	
No Decaps					All	32.1	0	
All C1d	AII					23.2	16	
A∥ C1a				All		25.0	64	
Optimized	B03, E02, G05, G06	C07			The rest	21.1	6	
ISQED 2005 -	Tutorial	п	85			March	21, 2005	