## Chip and Package Power Supply Noise Analysis for SoC Design



Howard H. Chen IBM Research Division Thomas J. Watson Research Center Yorktown Heights, New York, U.S.A.

ternation	al Technolo	ogy Roadm	ap for Ser	niconduc
Year	Gate Length (nm)	Chip Frequency (GHz)	Maximum Power (Watt)	Supply Voltage (Volt)
2001	65	1.7	130	1.1
2002	53	2.3	140	1.0
2003	45	3.1	150	1.0
2004	37	4.0	160	1.0
2005	32	5.2	170	0.9
2006	28	5.6	180	0.9
2007	25	6.7	190	0.7
2010	18	11.5	218	0.6
2013	13	19.3	251	0.5
2016	9	28.8	288	0.4







































