Power Optimal Dual-V_{dd} Buffered Tree Considering Buffer Stations and Blockages

King Ho Tam and Lei He Electrical Engineering Dept. Univ. of California, Los Angeles, CA 90095, USA {ktam, Ihe}@ee.ucla.edu

ABSTRACT

This paper presents the first in-depth study on applying dual V_{dd} buffers to buffer insertion and multi-sink buffered tree construction for power minimization under delay constraint. To tackle the problem of dramatic complexity increment due to simultaneous delay and power consideration and increased buffer choices, we develop a sampling-based sub-solutions (i.e. options) propagation method and a balanced search tree-based data structure for option pruning. We obtain 17x speedup with little loss of optimality compared to the exact option propagation. Moreover, compared to buffer insertion with single V_{dd} buffers, dual- V_{dd} buffers reduce power by 23% at the minimum delay specification. In addition, compared to the delay-optimal tree using single V_{dd} buffers, our power-optimal buffered tree reduces power by 7% and 18% at the minimum delay specification when single V_{dd} and dual V_{dd} buffers are used respectively.

Categories and Subject Descriptors: B.7.2[Hardware]: Integrated circuits – Design aids

General Terms: Algorithms, design

Keywords: Low power, buffer insertion, detail routing

1. INTRODUCTION

Aggressive scaling of VLSI circuits makes interconnects the performance bottleneck, and buffer insertion is used extensively to reduce interconnect delay at the expense of more power dissipation. [1] developed a power-optimal buffer insertion algorithm to meet the delay specification. The buffered tree construction problem was studied without *buffer stations* (*BS*) or blockages in [2, 3], and with *BS* blockage avoidance in [4, 5, 6, 7]. Power was not considered explicitly in [2]-[7]. Recently, V_{dd} -programmable buffers have been used to reduce FPGA interconnect power [8]. As buffers are pre-placed, the dual V_{dd} buffer routing is simplified to dual V_{dd} assignment. However, buffer insertion and buffered tree

Copyright 2005 ACM 1-59593-058-2/05/0006 ...\$5.00.

construction, both considering dual V_{dd} buffers for power reduction in ASIC designs, are more complicated and have not been studied.

In this paper, we present the first in-depth study on applying dual V_{dd} buffers to buffer insertion (DVB) and buffered tree generation (D-Tree) considering both BS and blockages for power minimization under delay constraint. We first present the dual V_{dd} buffer model, the DVB and the D-Tree problem formulations in Section 2. Section 3 and 4 give the details of the algorithms for solving the DVB and the D-Tree problems and their respective experimental results. We conclude the paper in Section 5. More details about experimental settings and proof of theorems are included in our technical report [9].

2. PROBLEM FORMULATION

2.1 Delay, Slew Rate and Power Model

We use distributed Elmore delay model as in [6, 4, 7, 5]. The delay due to a piece of wire of length l is given by

$$d(l) = \left(\frac{1}{2} \cdot c_w \cdot l + c_{load}\right) \cdot r_w \cdot l \tag{1}$$

where c_w and r_w are the unit length capacitance and resistance of the interconnect and c_{load} is the capacitive loading at the end of the wire. We also use Elmore delay times ln 9 as the slew rate metric [10]. The delay of a buffer (which is composed of two-stage cascaded inverters in our study) is given by

$$d_{buf} = d_b + r_o \cdot c_{load} \tag{2}$$

where d_b , r_o and c_{load} are the intrinsic delay, output resistance and capacitive loading at the output of the buffer respectively. We obtain r_o and d_b for both high V_{dd} and low V_{dd} buffers, and we observe that both values are higher for low V_{dd} buffers.

In the context of buffer insertion with upper bound on slew rate, we observe that slew rates at the buffer inputs and the sinks are always within up to only a few tens *ps* of the upper bound. Therefore we model buffer delay with negligible error by approximating input slew rate using the upper bound. The idea of the reasoning behind is that the buffer insertion length for delay-optimal buffer insertion is much longer than that for the sake of satisfying the slew rate constraint. This can be verified using the formulae in [11]. We leave the detailed explanation to our technical report due to space limit here. Note that more accurate slew rate and delay models that support bottom up (i.e. sink-to-source)

^{*}This paper is partially supported by NSF CAREER award CCR-0306682/0401682, SRC grant 1100, a UC MICRO grant sponsored by Fujitsu Laboratories of America, Intel and Mindspeed, and a Faculty Partner Award by IBM. Address comments to lhe@ee.ucla.edu.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

DAC 2005, June 13-17, 2005, Anaheim, California, USA

calculation such as [12] can be used instead without the need to change the algorithms proposed in this work.

Settings	Values
Simulators	Magma's QuickCap (interconnect)
	$\overrightarrow{\text{BSIM } 4 + \text{SPICE } [13]}$ (device)
Interconnect	$r_w = 0.186\Omega/\mu m, c_w = 0.0519 fF/\mu m$
	(65nm, global, min space and width)
Buffer	$c_{in} = 0.47 fF, V_{dd}^H = 1.2V, V_{dd}^L = 0.9V$
(min size)	$r_o^H = 4.7k\Omega, d_b^H = 72ps, E_b^H = 84fJ$
	$r_o^L = 5.4k\Omega, d_b^L = 98ps, E_b^L = 34fJ$
Level converter	$c_{in} = 0.47 fF, E_{LC} = 5.7 fJ$
(min size)	$d_{LC} = 220 ps$

Table 1: Settings for the 65nm global interconnect.

We measure interconnect power by energy per switch. The energy per switch for an interconnect wire of length l is

$$E_w = 0.5 \cdot c_w \cdot l \cdot V_{dd}^2 \tag{3}$$

We collapse per switch short-circuit and dynamic power consumed by a buffer into a single value E_b , which is a function of both V_{dd} and buffer size. We observe that low V_{dd} buffers have a much smaller energy E_b^L than the same-sized high V_{dd} counterpart's energy E_b^H . In our current model we do not consider leakage power consumption just to avoid the need to assume operating conditions such as frequency and switching activity, tuning which can significantly temper the experimental results. Considering leakage tends to boost the power saving from dual- V_{dd} buffer insertion, however, especially in the deep sub-micron regime. To consider leakage, we can simply add the leakage component $\frac{P_{leak}}{f \cdot S_{act}}$ to Equation (3), where P_{leak} , f and S_{act} are leakage power consumed by buffers, frequency and switching activity respectively.

2.2 Dual V_{dd} Technique

Dual V_{dd} buffering uses both high V_{dd} and low V_{dd} buffers in interconnect synthesis. Designs using low V_{dd} buffers consume less buffer E_{buf} and interconnect power (Equation (3)). Applying this technique to non-critical paths, we achieve power saving without worsening the delay of the overall interconnect tree.

We only allow high V_{dd} buffers followed by low V_{dd} buffers but not the reverse. A high V_{dd} buffer can drive a low V_{dd} buffer, but a low V_{dd} buffer driving a high V_{dd} one may cause a large leakage power. Therefore, a V_{dd} -level converter must be inserted between the low V_{dd} buffer and its high V_{dd} fanout buffers. We assume that the driver at the source operates at high V_{dd} and a V_{dd} -level converter can only be placed at a sink if it is driven by a low V_{dd} buffer. The power and delay overhead from a V_{dd} -level converters makes it prohibitive to be used inside the interconnect tree. To illustrate, consider a simple case in Figure 1. The configuration in (a) must have a larger power than that in (b) due to the level converter and the fact that the low V_{dd} buffer instead of the high V_{dd} buffer is driving the load C_l . To have the delay of case (b) larger than that of (a), we require

$$(R_b^L - R_b^H) \cdot C_l + R_b^H \cdot C_b^L - R_b^L \cdot C_{LC} - R_{LC} \cdot C_b^H - d_{LC} \ge 0 \quad (4)$$

where d_{LC} is the intrinsic delay of the level converter and all other parameters are shown in Figure 1. We try all combinations of buffer sizes (16x, 32x, 64x in our study) and properly-sized level converters. The parameters of these buffers and level converters are not included due to space limit, but they can be derived using the same methods noted in Table 1. We find that C_l has to be at least 0.5pF, or equivalently a 9mm long global interconnect worth of capacitance, for Equation (4) to become true, which is extremely unlikely in any buffered interconnect design. Therefore (b), which has no level converter, is very likely to be a superior design than (a). This justifies excluding level converters in our study, which saves runtime by considering a smaller and more productive solution space.




Figure 1: Demonstrating level converter overhead.

2.3 Dual V_{dd} Buffer Insertion Problem

We assume that the loading capacitance and the required arrival times $(RAT) q_n^s$ are given at all sink terminals n_s . We assume that the driver resistance at the source node n_{src} is given. We also assume that all types of buffers can be placed only at the buffer candidate nodes n_b^k . We use the RAT at the source n_{src} to measure delay performance. Our goal is to minimize power of the interconnect subject to the RAT constraint at the source n_{src} .

Definition 1. The required arrival time $(RAT) q_n$ at node n is defined as

$$q_n = \min_{n \in \forall s} \left(q_n^s - d(n_s, n) \right)$$

where $d(n_s, n)$ is the delay from the sink node n_s to n.

Dual V_{dd} **Buffer Insertion** (*DVB*) – Given an interconnect fanout tree which consists of a source node n_{src} , sink nodes n_s , Steiner nodes n_p , candidate buffer nodes n_b and the connection topology among them, the *DVB* Problem is to find a buffer placement, a buffer size assignment and a V_{dd} level assignment solution such that the *RAT* q_n^{src} at the source n_{src} is met and the power consumed by the interconnect tree is minimized, while slew rate at every input of the buffers and the sinks n_s are upper bounded by \hat{s} .

2.4 Dual V_{dd} Buffered Tree Construction

We measure the delay and power performance using the same metric as in the DVB formulation. Assuming that a floorplan of the layout is available, we can identify locations and shapes of rectangular blockages, which allow wiring on top but forbid buffer insertion, and locations of buffer stations (BS) which are the allocated space for buffer insertion. Therefore we have the following problem formulation.

Dual V_{dd} **Buffered Tree Construction** (*D*-*Tree*) – Given locations of a source node n_{src} , sink nodes n_s , blockages and *BS*, the *D*-*Tree* problem is to find the minimum

power embedded rectilinear spanning tree with a buffer placement, buffer sizes and a V_{dd} assignment on the floorplan that satisfy the *RAT* q_n^{src} constraint at the source n_{src} and the slew rate bound \hat{s} at every input of the buffers and the sinks n_s .

In the *D*-Tree problem, we have alternative tree topologies as an extra dimension over the *DVB* problem for optimization. Two *D*-Tree solutions are shown in Figure 2. The large rectangle and the black dots are the blockage and the *BS* respectively. Both cases achieve the same *RAT* at the source n_{src} . However, (a) has to go across a wide blockage and therefore has to rely on running a long high V_{dd} net. An alternative route is shown in Figure 2(b) in which it chooses to go around the blockage so that it can insert more buffers to achieve the same delay while keeping the long route at low V_{dd} , which turns out to save power compared to (a).




Figure 2: Routing as a design freedom for power.

3. BUFFER INSERTION

Power-optimal solutions are constructed from partial solutions from the subtrees. We call them as options, which are defined below.

Definition 2. An option Φ_n at the node *n* refers to the buffer placement, size and V_{dd} assignment for the subtree T_n rooted at *n*. To perform delay and power optimization, the option is represented as a 4-tuple $(c_n, p_n, q_n, \theta_n)$, where c_n is the down-stream capacitance at *n*, p_n is the total power of T_n , q_n is the *RAT* at *n* and θ_n signifies whether there exists any high V_{dd} buffer at the down-stream. The option with the smallest power p_n^{src} at the source node n_{src} is the power-optimal solution.

Our algorithm is based on [1] with a few improvements. We add support for dual V_{dd} buffer insertion without level converters. We also improve the runtime by introducing uniform sampling of the options under each capacitance value to reduce the number of options generated with negligible loss of optimality. To facilitate explanation, we define the concept of option dominance here.

Definition 3. An option $\Phi_1 = (c_1, p_1, q_1, \theta_1)$ dominates another option $\Phi_2 = (c_2, p_2, q_2, \theta_2)$ if $c_1 \leq c_2, p_1 \leq p_2$ and $q_1 \geq q_2$.

3.1 Baseline Algorithm

We enhance the dynamic programming framework in [1] to accomodate the introduction of dual V_{dd} buffers, which is summarized in Table 2. We use the same notation as in Definition 2 to denote options Φ and their components.

Moreover, we use c_b^k , E_b^k , V_b^k and $d_b^k(c_{load})$ to denote the input capacitance, the power, the V_{dd} level and the delay with output load c_{load} of the buffer b_k . $d_{n,v}$ and $E_{n,v}(V)$ are the delay and the power of the interconnect between nodes n and v operating at voltage V. The set of available buffers Set(B) contains both low V_{dd} and high V_{dd} buffers. We first call DP at the source node n_{src} , which recursively visits the children nodes and enumerates all possible options in a bottom up manner until the entire interconnect tree T_n^{src} is traversed.

Algorithm: $DP(T_n, Set(B))$						
0. $Set(\Phi_n) = (c_n^s, 0, q_n^s, false)$ if n is a sink						
else $(0, 0, \infty, false)$						
1. for each child v of n						
2. $Set(\Phi_v) = $ sampled $DP(T_v)$						
3. $Set(\Phi_{temp}) = Set(\Phi_n)$						
4. $Set(\Phi_n) = \emptyset$						
5. for each $\Phi_i \in Set(\Phi_v)$						
6. for each $\Phi_t \in Set(\Phi_{temp})$						
7. for each buffer $b_k \in Set(B)$						
/* also contains the no buffer option ϕ */						
8. if $b_k = \phi$						
9. $V_n = V_H$ if θ_i or θ_t is true, else V_L						
10. $\Phi_{new} = (c_i + c_t, p_i + p_t + E_{n,v}(V_n),$						
$\min(q_t, q_i - d_{n,v}), heta_i ext{ or } heta_t)$						
11. else if i. $V_{b_{i}}^{k}$ is high; or						
ii. V_b^k is low and $ heta_i$ is false						
12. $\Phi_{new} = (c_b, p_i + p_t + E_{n,v}(V_b^k) + E_b^k,$						
$\min(q_t, q_i - d_{n,v} - d_b^k(c_i + c_{n,v})),$						
$\theta_t \text{ or } (if V_h^k = V_H))$						
13. else goto line 7						
14. if i. slew rate violation at down-stream buffers; or						
ii. Φ_{new} dominated by any $\Phi_z \in Set(\Phi_n)$						
15. drop Φ_{new}						
16. else						
17. remove all $\Phi_z \in Set(\Phi_n)$ dominated by Φ_{new}						
18. $Set(\Phi_n) = Set(\Phi_n) \cup \{\Phi_{new}\}$						
19. return $Set(\Phi_n)$						

Table 2: Dynamic programming for buffer insertion.

There are several new features in our algorithm in order to support the insertion of dual V_{dd} buffers. Our implementation do not explicitly consider the level converter timing and power overhead at the sinks due to their relative insignificance to the delay and power of the whole tree. However, additional operations can be added to line 0 to also support dual- V_{dd} sinks and level converter's overhead consideration. Line 10 and 12 of Table 2 produce the new options Φ_{new} for the cases of no buffer insertion and inserting buffer b_k respectively between node n and v. In the case of no buffer insertion, we set V to either V_H for high V_{dd} or V_L for low V_{dd} at line 9 according to the down-stream high V_{dd} buffer indicators θ_i, θ_j , and line 10 makes use of V to update the power consumed by the interconnect. Note that when $\theta = false$ (ie. there is no high V_{dd} buffers in the down-stream), only the low V_{dd} option has to be created since the high V_{dd} counterpart is always inferior. In the case of buffer insertion, we simply add $E_{n,v}(V_b^k)$ according to the operational voltage of buffer b_k to p_{new} and update θ accordingly. Also note that we use line 11 to guard against low V_{dd} buffers driving high V_{dd} buffers to avoid the need of level converters, as explained in Section 2.1.

3.2 Power-Delay Sampling

We apply the technique of sampling to reduce the growth of options, which can go to the order of billions for large nets if uncontrolled. The idea is to pick only a certain number of options among all options for up-stream propagation (line 2 of Table 2) in the algorithm DP. Figure 3 shows (a) the pre-sample and (b) the after-sample option sets under the same capacitance. Each black dot corresponds to an option. We divide each side of the bounding box of all options into equal segments such that the entire power-delay domain are superposed by a grid. For each grid square in Figure 3(a), we retain only one option if there is any. By also including the smallest power option and the largest RAT option, we obtain the sampled non-dominated option set in Figure 3(b).




Figure 3: Sampling the non-dominated options.

Note that we do not sample on capacitance values. The capacitance value in an option is for the purpose of accurate calculation of power and delay in the up-stream of the tree. Moreover, the number of capacitance values is relatively small due to the upper bound slew rate constraint, which means that sampling on capacitance value has little effect anyway.

3.3 Experiment

We test our algorithm on 9 testcases $s1 \sim s9$ generated by randomly placing source and sink pins in a $1cm \ge 1cm$ box. We use a rectilinear Steiner tree generation package [14] to generate the connection between the source and the sink pins. We also break interconnect between nodes longer than $500\mu m$ by inserting degree-2 nodes. In this experiment we assume that every non-terminal nodes are candidate buffer nodes. We set the *RAT* at all sinks to 0 so that the objective becomes minimizing the maximum delay from the source to any sink. Table 1 lists all the technology related settings. The slew rate bound \hat{s} is set to 100*ps*. We have made buffers using an inverter cascaded with another inverter which is four times larger. Buffer sizes used in the experiment are 16x, 32x and 64x. We compare three algorithms, which are i. power-optimal buffer insertion (PB) algorithm [1] considering only single (high) V_{dd} buffers; ii. SVB for our DVB algorithm considering only high V_{dd} buffers; and iii. DVBfor our DVB algorithm considering dual V_{dd} buffers. In both SVB and DVB we set the sampling grid to 20 x 20, which we have found to give good accuracy-runtime trade-off.

Figure 4 shows all non-dominated options at the source node n_{src} (i.e. valid solutions) of the testcase s4. We observe that the sampling approximation introduced by our DVBalgorithm has almost no impact on the power-delay optimality, as the options from SVB follow those from PB very closely. We also see that introduction of dual V_{dd} buffers in DVB significantly improves the power optimality by pushing all option to the left of the graph.

Table 3 shows the experimental results for the three algorithms that we consider. Since the power values of SVB are only 1.7% on average larger than those of PB while delay values are identical, we omit those for PB to save space. RAT^* is the maximum achievable RAT at the source. The per-




Figure 4: Non-dominated solutions of s4.

centages in the brackets show the relative change of power from SVB to those in DVB. Runtime is measured on an Intel Xeon 1.9Ghz Linux workstation with 2Gb of memory. We see that on average using dual V_{dd} buffers reduces power by 23% compared to the case when only high V_{dd} buffers are considered at RAT^* . When we relax the RAT at the source to 105% of RAT^* , the dual V_{dd} buffer solution saves 26% of power compared to the high V_{dd} buffer-only solutions. Also notice that SVB is 17x faster than PB on average.

4. BUFFERED TREE CONSTRUCTION

Using the sampling technique in Section 3.2, we attempt to extend the algorithms in [6, 7] to handle dual V_{dd} buffered tree construction with power minimization as the objective. The *D-Tree* problem is an NP-Hard problem. In fact, in the case of no BS and blockages, the D-Tree problem is essentially the optimal rectilinear Steiner tree problem and is known to be NP-Complete. The artifact of the NP-hardness is the exponential growth of the number of options, which is complicated by considering power in addition to delay. We find that if we sample options using a very sparse grid (eg. 2) x 2 grid), we end up losing power optimality by dropping too many options. However, a denser grid causes catastrophic increase in runtime if we perform a linear scan for pruning each time the algorithm creates a new option. Therefore, solving the *D-Tree* problem requires a very efficient way of managing options, which has not been considered in [6, 7].

The data structure in [1] which uses an augmented orthogonal search tree for option pruning is a good starting point. The authors use a hash table labeled by power values as a container for search trees of capacitance and delay. In their algorithm they always add the options into the tree in the order of increasing capacitance. When combined with their dominance detection scheme, the algorithm adds only non-dominated options into the tree.

However, we cannot directly apply the data structure and operations described in [1] to solving the *D*-Tree problem. In this problem the order of node traversal is not known a priori due to the combinatorial nature of path searching. Therefore we can no longer guarantee the order by which options are added to the search tree. This may cause dominated options residing in the search tree, which leads to $O((\log m)^2)$ time (where *m* is the number of options in the tree) per option addition if balanced trees are used. Moreover, keeping redundant options also worsens the space requirement. Therefore, we need a way to efficiently prune options from the tree in order to retain option non-redundancy.

Testcase		runtime (s)			SVB		DVB		
net	#	#	PB	SVB	DVB	power @	power @	power @	power @
	nodes	$_{\rm sinks}$				RAT^*	105%	RAT^* [x]	$105\% RAT^*$
			(s)	(s) [x]		(fJ)	RAT^* (fJ)	(fJ) [%]	(fJ) [%]
s1	86	19	3	2[1.5]	6	4669	4127	3980 [-15%]	3277 [-21%]
s2	102	29	4	3[1.3]	9	5476	4844	4785 [-13%]	3750 [-23%]
s3	142	49	17	7[2.5]	20	8123	6316	6930 [-15%]	4804 [-24%]
s4	226	99	224	33[6.8]	64	13232	9440	11322 [-14%]	7876 [-17%]
s5	375	199	719	86[8.4]	212	18699	15275	13808 [-26%]	11376 [-26%]
s6	515	299	2121	139 [15]	371	23443	20117	17239 [-26%]	14703 [-27%]
$\mathbf{s7}$	784	499	33419	393[85]	635	33552	28336	23804 [-29%]	20221 [-29%]
$\mathbf{s8}$	1054	699	-	598	1072	38351	33686	25799 [-33%]	22985 [-32%]
s9	1188	799	-	853	1859	40228	36358	26646 [-34%]	23045 [-37%]
				[17]				[-23%]	[-26%]

Table 3: Experimental result of single and dual V_{dd} buffer insertion.

4.1 Dynamic Pruning

We propose an improved data structure, as shown in Figure 5, similar to the one in [1] but also support solution pruning from the search trees. We label the hash table using capacitance instead of power and keep the power and RAT portion of options in the tree instead. The slew rate upper bound tends to tightly clamp maximum value of capacitance and therefore the hash table tends to be smaller, which results in less search trees.




Figure 5: Data structure for option pruning.

The search trees are ordered so that at each node the power value is larger (smaller) than those in the nodes of the left (right) subtree respectively. We always maintain the tree so that no option dominates any other. Following from this, we immediately see that all RAT q are in the same order as power p, i.e. the q values in the left (right) subtree of the node n are smaller (larger) than the RAT q of n. Therefore, we do not require explicit maintanance of the largest RAT in the left subtree as in [1].

Our algorithm to prune dominated options from the tree is summarized in Table 4. $Set(\Phi_n)$, which contains the options at node n, are organized in the data structure mentioned above. In the pseudo-code we treat any option Φ_{cur} as a node in the search tree, and therefore $\Phi_{cur} \rightarrow left$ refers to the left child of the node storing the option Φ_{cur} . We use T_{Φ} to denote the subtree rooted at Φ . For each capacitance value that is larger than that in the new option Φ_{new} , line $2\sim 7$ look for the first option Φ_{cur} in the tree that Φ_{new} domiantes. If one is found, line $8 \sim 13$ prune the left subtree of Φ_{new} with a single downward pass of the tree, which takes only $O(\log m)$ time for m options in the tree, by making use of the special tree ordering. The right subtree of Φ_{cur} is also pruned in a similar fashion. Note that after this step, options in the $Set(\Phi_{junk})$ can be removed and Φ_{new} can be inserted as usual in a balanced tree in $O(\log m)$ time. Rotation, which helps balancing the tree, requires no label updating as long as no option in the tree is dominated.

	rithm $CleanDominate(\Phi_{new}, Set(\Phi_n))$ $Set(\Phi_{iunk}) = \emptyset$
	for each distinct capacitance $c > c_{new}$ in $Set(\Phi_n)$
2.	Φ_{cur} = option at the root of the search tree under c
з.	while $\Phi_{cur} \neq \phi$
4.	case 1: $p_{new} < p_{cur}, q_{new} < p_{cur}$,
	$\Phi_{cur} = \Phi_{cur} \to left$
5.	case 2: $p_{new} < p_{cur}, q_{new} > q_{cur}$, goto line 2
6.	case 3: $p_{new} > p_{cur}, q_{new} < q_{cur}$, goto line 9
7.	case 4: $p_{new} > p_{cur}, q_{new} > q_{cur}$,
	$\Phi_{cur} = \Phi_{cur} \to right$
8.	$Set(\Phi_{junk}) = Set(\Phi_{junk}) \cup \{\Phi_{cur}\}$
9.	$\Phi_{dom} = \Phi_{cur} \to left$
10.	while $\Phi_{dom} eq \phi$
11.	case 1: $p_{new} < p_{dom}$,
	$Set(\Phi_{junk}) = Set(\Phi_{junk}) \cup \{\Phi_{dom}, T_{\Phi_{dom} \to right}\}$
	$\Phi_{dom} = \Phi_{dom} \to left$
12.	case 2: $p_{new} > p_{dom}$,
	$\Phi_{dom} = \Phi_{dom} \to right$
13.	repeat line $9 \sim 12$ with modifications:
	i. exchange 'left' and 'right';
	ii. replace p_{new} and p_{dom} with q_{new} and q_{dom} ; and
	<pre>iii. exchange '<' and '>'</pre>

 Table 4: Dynamic tree update.

4.2 The *D*-*Tree* **Algorithm**

Table 5 summarizes the *D*-Tree algorithm. Each option now stores the "sink set" S and "reachability set" \mathcal{R} to keep track of the sinks and the other nodes that the current option covers. The algorithm starts by building a grid using the "escape node algorithm" in [7]. Line 1~4 create the candidate buffer insertion nodes n_b^k by looking for intersection points between BS and the grid lines (n_i, n_j) . The core process of creating new options Φ_{new} considering dual V_{dd} buffers is the same as that in the DVB algorithm (refer to line 8-18 of Table 2) with additional book-keeping to track the routability. The new pruning data structure in Section 4.1 is applied at line 17 for pruning options from $Set(\Phi_j)$.

4.3 Experiment

We create 5 testcases $g1\sim g5$ by randomly generating source and sink pins in a $1cm \ge 1cm$ box. We also randomly generate blockages so that it consumes approximately 30% of the total area of the box. Horizontal and vertical BS are randomly scattered in the box so that the average distance between two consecutive BS is about $1000\mu m$. The scales of these testcases as a result are similar to those in [6]. We use 32x and 64x buffers. We set the RAT of all sinks to 0 so that maximizing RAT at the source corresponds to minimizing the maximum delay from the source to any sink. The

Algorithm $DTREE(n_{src}, Set(n_s), Set(BS), Set(Blockage))$
0. $\{Set(n_p), \aleph(Set(n))\} = Grid(Set(n), Set(Blockage))$
1. for each node $n_i \in Set(n)$
2. for each neighbour node $n_j \in \aleph(n_i)$
3. $Set(n) = Set(n) \cup \{n_p \text{ created by edge } (n_i, n_j) \cap Set(BS)\}$
4. $\aleph(n_p) = \{n_i, n_j\};$ update $\aleph(n_i), \aleph(n_j)$
5. $Q(\Phi_n^{cur}) = \bigcup_{n_s \in Set(n_s)} Set(\Phi_n^s)$
6. while $Q(\Phi_n^{cur}) \neq \emptyset$
7. $\Phi_n^{cur} = \operatorname{pop} Q(\Phi_n^{cur})$
8. for each neighbour $n_j \in \aleph(n_{cur})$
9. for each option $\Phi_n^j\in ext{sampled }Set(\Phi_n^j)$
10. if $(\Phi_n^j.\mathcal{R}) \cap (\Phi_n^{cur}.\mathcal{R}) = \emptyset$
11. (form Φ_{new} similar to line 7~14 in Table 2)
12. $\Phi_{new}.\mathcal{R} = (\Phi_n^j.\mathcal{R}) \cup (\Phi_{new}.\mathcal{R})$
13. $\Phi_{new}.\mathcal{S} = (\Phi_n^j.\mathcal{S}) \cup (\Phi_{new}.\mathcal{S})$
14. if i. slew rate violation at downstream buffers; or
ii. Φ_{new} dominated by any
$\{\Phi_n^j: (\Phi_{new}.\mathcal{S}) \subseteq (\Phi_n^j.\mathcal{S}), \Phi_n^j \in Set(\Phi_n^j)\}$
15. drop Φ_{new}
16. else
17. remove $\{\Phi_n^j : (\Phi_{new}.S) \supseteq (\Phi_n^j.S), \Phi_n^j \in Set(\Phi_n^j)\}$
dominated by Φ_{new}
18. $Set(\Phi_n^j) = Set(\Phi_n^j) \cup \{\Phi_{new}\}$
19. push Φ_{new} into $Q(\Phi_{cur})$ if $n_j \neq n_{src}$

Table 5: Dual V_{dd} buffered tree generation.

slew rate bound \hat{s} is set to 100ps. We again refer to Table 1 for technology related settings. We compare three cases, which are i. *RMP* in [6] for timing-aware buffered tree generation; ii. *S*-*TREE* for our *D*-*Tree* algorithm considering single (high) V_{dd} buffers; and iii. *D*-*TREE* for *D*-*Tree* algorithm considering dual V_{dd} buffers. Note that in the original implementation of [6] only options with the smallest capacitance under each reachable set are kept, which the authors claim to have minimal impact on *RAT* optimality through experimentation. However, we have found that the validity of this claim has strong correlation with the positions and density of the buffer candidate nodes. Therefore we choose to exclude this speed-up heuristic to avoid losing the optimal *RAT*.

Testcase		RMP S-TREE		D-TREE	
#	#	power	power	power	run-
node	sink	$@ RAT^*$	$@ RAT^*$	$@ RAT^*$	time
		(pJ)	(pJ) [%]	(pJ) [%]	(s)
97	2	1.6	1.6 [0%]	1.5 [-7%]	1
165	3	3.4	3.4 [0%]	3.2 [-4%]	35
137	4	3.9	3.5 [-10%]	2.9 [-23%]	66
261	5	4.9	4.4 [-13%]	3.1 [-37%]	937
235	6	4.2	3.8 [-10%]	3.4 [-18%]	1391
			[-7%]	[-18%]	

Table 6: Experimental result of timing-aware and dual V_{dd} low power buffered tree generation.

Table 6 shows the experimental results for the five test cases. We compare the power consumption at the maximum achievable RAT of each net. The percentages in the brackets show the reductions of power from the RMP to the *D*-Tree formulation with high and dual V_{dd} buffers respectively. We observe a 7% reduction through power-minimization using high V_{dd} buffers. Using dual V_{dd} buffers gives 18% of power reduction over RMP. Note that power-optimal solution considering high V_{dd} alone may not yield a better power as shown in the first two testcases, but the extra optimization dimension provided by using dual- V_{dd} always helps achieve

power savings. D-Tree has 11x longer runtime on average compared to S-TREE.

5. CONCLUSION AND FUTURE WORK

This paper presents the first in-depth study on applying dual V_{dd} buffers to buffer insertion and multi-sink buffered tree construction for power minimization under delay constraint. We develop a sampling-based sub-solutions (i.e. options) propagation method and a balanced search tree-based data structure for option pruning to cope with the increased complexity due to simultaneous delay and power consideration and increased buffer choices. We obtain 17x speedup with little loss of optimality compared to the exact option propagation [1]. Extensive experimental results show that when dual V_{dd} buffers are considered, our algorithm reduces power by 23% at the minimum delay specification compared to [1]. Moreover, compared to the delay-optimal tree using single V_{dd} buffers [6, 7], our power-optimal buffered tree reduces power by 7% and 18% when single V_{dd} and dual V_{dd} buffers are used respectively.

The power reduction by D-tree depends on slacks available at sinks. The chip-level slack allocation to maximize power reduction in dual-vdd FPGA interconnects has been studied [15]. The slack allocation problem is more complicated for ASIC and will be studied in the future.

6. **REFERENCES**

- J. Lillis, C. Cheng, and T. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," in *ICCAD*, Nov. 1995.
- [2] T. Okamoto and J. Cong, "Buffered Steiner tree construction with wire sizing for interconnect layout optimization," in *ICCAD*, Nov. 1996.
- [3] J. Lillis, C. Cheng, and T. Lin, "Simultaneous routing and buffer insertion for high performance interconnect," in *GLVLSI* Symp., 1996.
- [4] C. Alpert, G. Gandham, J. Hu, J. Neves, S. Quay, and S. Sapatnekar, "Steiner tree optimization for buffers, blockages and bays," in *ISCAS*, May 2001.
- [5] J. Hu, C. Alpert, S. Quay, and G. Gandham, "Buffer insertion with adaptive blockage avoidance," *TCAD*, vol. 22, no. 4, pp. 492–498, 2003.
- [6] J. Cong and X. Yuan, "Routing tree construction under fixed buffer locations," in DAC, Jun 2000.
- [7] W. Chen, M. Pedram, and P. Buch, "Buffered routing tree construction under buffer placement blockages," in ASP-DAC, Jan 2002.
- [8] F. Li, Y. Lin, and L. He, "Vdd programmability to reduce fpga interconnect power," in *ICCAD*, Nov 2004.
- [9] K. H. Tam and L. He, "Power optimal dual-vdd buffered tree considering buffer stations and blockages," in University of California, Los Angeles, Technical Report, UCLA Engr 05-259, 2005.
- [10] H. Bakoglu, Circuits, Interconnects and Packaging for VLSI. Addison-Wesley, 1990.
- [11] K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," *TCAD*, vol. 49, no. 11, pp. 2001–2007, 2002.
- [12] C. Alpert, D. Devgan, and C. Kashyap, "RC delay metrics for performance optimization," *TCAD*, vol. 20, no. 5, pp. 571–582, 2001.
- [13] "Berkeley predictive technology model," in http://www-device.eecs.berkeley.edu/ ptm.
- [14] D. Warme, P. Winter, and M. Zachariasen, "Geosteiner," in http://www.diku.dk/geosteiner, 2003.
- [15] Y. Lin and L. He, "Leakage efficient chip-level dual-vdd assignment with time slack allocation for fpga power reduction," in DAC, Jun 2005.