

2003 ASPDAC Tutorial:

Power, Timing and Signal Integrity in SoC Designs

Speakers:

Dr. Eli Chiprout, Intel Labs

Dr. Howard H. Chen, IBM Research

Dr. Lei He, Univ. of California, Los Angeles

Outline

- ❑ **Section I: Interconnect circuit model generation**
 - ◆ **Dr. Lei He**
- ❑ **Section II: Detailed models for noise and timing**
 - ◆ **Dr. Eli Chiprout**
- ❑ **Section III: Current and power modeling**
 - ◆ **Dr. Lei He**
- ❑ **Section IV: Chip and package power supply noise analysis**
 - ◆ **Dr. Howard Chen**



Interconnect Circuit Model Generation

Professor Lei He
lhe@ee.ucla.edu


EE Department, UCLA
<http://eda.ee.ucla.edu>

Outline

- ❑ **Characteristics and extraction of capacitance**
- ❑ **Characteristics and extraction of inductance**
- ❑ **Complexity-reduced RLC circuit model**

Capacitance Extraction

- Capacitance is a local effect




$$\begin{bmatrix}
 2411 & -1340 & -87.27 & -24.9 & -16.94 & -833.2 \\
 -1340 & 3048 & -1263 & -61.23 & -33.48 & -334.5 \\
 -87.27 & C_x = -1263 & C = 3047 & -1269 & -85.34 & -328.9 \\
 -24.9 & -61.23 & -1269 & 3047 & -1346 & -330.7 \\
 -16.94 & -33.48 & -85.34 & -1346 & 2605 & -1004 \\
 -833.2 & -334.5 & C_g = -328.9 & -330.7 & -1004 & 4388
 \end{bmatrix}
 \rightarrow
 \begin{bmatrix}
 2411 & -1340 & 0 & 0 & 0 & 0 \\
 -1340 & 3048 & -1263 & 0 & 0 & 0 \\
 0 & C_x = -1263 & C = 3047 & -1269 & 0 & 0 \\
 0 & 0 & -1269 & 3047 & -1346 & 0 \\
 0 & 0 & 0 & -1346 & 2605 & -1004 \\
 0 & 0 & 0 & 0 & -1004 & 4388
 \end{bmatrix}$$

- Tables [He, et. al., 96] or formulae [Yu-Hu, 02] can be built for localized interconnect structures

Typical Structure for Cap

- Three layer model by formula



$$C_p = \epsilon \left[\frac{w}{h} + 2.217 \left(\frac{s}{s + 0.702h} \right)^{2.193} + 1.171 \left(\frac{s}{s + 1.510h} \right)^{0.7642} \cdot \left(\frac{t}{t + 4.532h} \right)^{0.1204} \right]$$

$$C_c = \epsilon \left[1.412 \frac{t}{s} \exp\left(-\frac{4s}{s + 8.014h}\right) + 2.3704 \left(\frac{w}{w + 0.3078s} \right)^{0.25724} \left(\frac{h}{h + 8.961s} \right)^{0.7571} \exp\left(-\frac{2s}{s + 6h}\right) \right]$$

h – dielectric height, s – separation of wires, w – wire width, t – wire thickness

Experimental Comparison

- Experimental Setup
 $w = 0.25\mu\text{m}$, $s = 0.25\mu\text{m}$, $h = 0.5\mu\text{m}$, $t = 0.5\mu\text{m}$


- Experimental Results:

	FastCap	Formula
C_g	0.08923 fF	0.1276 fF
C_x	0.3305 fF	0.3050 fF

- Table-based extraction is in general more accurate
 - ◆ C_g and C_x as functions of (w,s)
 - ◆ Can be extended to consider crossing wires rather than ground planes

RC Circuit Model is Trivial

- With consideration of coupling capacitance between adjacent nets




- Accurate segmenting will be discussed in Section 2

Inductance Extraction from Geometries

- Numerical method based on Maxwell's equations
 - ◆ Accurate, but way too slow for iterative physical design and verification

- Efficient yet accurate models
 - ◆ Coplanar bus structure [He-Chang-Shen-et al, CICC'99]
 - ◆ Strip-lines and micro-strip bus lines [Chang-Shen-He-et al, DATE'2K]
 - ◆ Used in HP for state-of-the-art CPU design


Definition of Loop Inductance



- The loop inductance is


$$L_{ij} = \frac{\mu}{4\pi} \cdot \frac{1}{a_i a_j} \cdot \frac{1}{I_i I_j} \oint_{loop_i} \oint_{loop_j} \frac{1}{r_{ij}} dI_i dI_j da_i da_j$$

Loop Inductance for N Traces




- Assume edge traces are AC-grounded
 - ◆ leads to 3x3 loop inductance matrix
- Inductance has a long range effect
 - ◆ non-negligible coupling between t_1 and t_3 , even with t_2 between them

Table in Brute-Force Way is Expensive



- Self inductance has nine dimensions:
 - ◆ (n, length, location, T_{WL} , T_{SL} , T_W , T_S , T_{WR} , T_{SR})
- Mutual inductance has ten dimensions:
 - ◆ (n, length, location1, location2, T_{WL} , T_{SL} , T_W , T_S , T_{WR} , T_{SR})
- Length is needed because inductance is not linearly scalable

Definition of Partial Inductance



- Partial inductance is the portion of loop inductance for a segment when its current returns via the infinity
 - ◆ called partial element equivalent circuit (PEEC) model
- If current is uniform (no skin effect), the partial inductance is

$$L_{ij} = \frac{\mu}{4\pi} \cdot \frac{1}{a_i a_j} \cdot \int_{b_i}^{c_i} \int_{a_i}^{c_j} \int_{b_j}^{c_j} \frac{dl_i dl_j}{r_{ij}} da_i da_j$$


Partial Inductance for N Traces

T_{WL}	T_W	T_W	T_W	T_{WR}	6.17	5.43	5.12	4.89	4.66
□	□	□	□	□	5.43	6.79	6.10	5.48	5.04
t_L	T_{SL}	t_1	t_2	t_3	5.12	6.10	6.79	6.10	5.33
				T_{SR}	4.89	5.48	6.10	6.79	5.77
				t_R	4.66	5.04	5.33	5.77	6.50

- Treat edge traces same as inner traces
 - ◆ lead to 5x5 partial inductance table
- Partial inductance model is more accurate compared to loop inductance model
 - ◆ Without pre-setting current return loop


Foundation I

The self inductance under the PEEC model for a trace depends only on the trace itself (w/ skin effect for a given frequency).




Foundation II

The mutual inductance under the PEEC model for two traces depends only on the traces themselves (w/ skin effect for given frequency).




Foundation III

The self loop inductance for a trace on top of a ground plane depends only on the trace itself (its length, width, and thickness)



Foundation IV

The mutual loop inductance for two traces on top of a ground plane depends only on the two traces themselves (their lengths, widths, and thickness)




Validation and Implication of Foundations

- ❑ Foundations I and II can be validated theoretically
- ❑ Foundations III and IV were verified experimentally
- ❑ Problem size of inductance extraction can be greatly reduced w/o loss of accuracy
 - ◆ Solve 1-trace problem for self inductance
 - Reduce 9-D table to 2-D table
 - ◆ Solve 2-trace problem for mutual inductance
 - Reduce 10-D table to 3-D table

Inductance Model for Random Nets

[X.Qi, et al, 2000]



Case 2:

$$M = \frac{\mu_0}{4\pi} \left[(l-s) \ln \left(\frac{l+m-s}{l-s} \right) + m \ln \left(\frac{l+m-s}{m-s} \right) + s \ln \left(\frac{4s(m-s)}{d^2} \right) - 2s \right]$$

Case 3:

$$M = \frac{\mu_0}{4\pi} \left[m \ln \left(\frac{4(m+p)(m+q)}{d^2} \right) + p \ln \left(\frac{m+p}{p} \right) + q \ln \left(\frac{m+q}{q} \right) - 2m \right]$$

Case 4:

$$M = \frac{\mu_0}{22\pi} \left[l \ln \left(\frac{l}{l-m} \right) + m \ln \left(\frac{4m(l-m)}{d^2} \right) - 2m + d \right]$$

Case 5:


$$M = \frac{\mu_0}{4\pi} \left[l \ln \left(\frac{l+m}{l} \right) + m \ln \left(\frac{l+m}{m} \right) - d \right]$$

Case 1 & 6:

$$M = \frac{\mu_0}{4\pi} \left[(l+s) \ln \left(\frac{l+m+s}{l+s} \right) + m \ln \left(\frac{l+m+s}{m+s} \right) + s \ln \left(\frac{s}{m+s} \right) \right]$$

Inductance Model for Random Nets

[M. Xu-L. He, 2001]




◆ Arbitrary locations, lengths, thickness, and etc.

◆ Typically within 3% of numerical computation

◆ Available as a web-based tool WebHenry

• <http://eda.ee.ucla.edu/tools.html>

Experiment Result




- WebHenry versus FastHenry
- 400 random displaced parallel wires cases

Outline

- ❑ Characteristics and extraction of capacitance
- ❑ Characteristics and extraction of inductance
- ❑ Complexity-reduced RLC circuit model
 - ❑ Inductance Sparsification
 - ❑ 2D Models

Sparsification of L Matrix

- ❑ Truncating off-diagonal entries cannot preserve passivity, and may lead to negative eigen-energy
 - ◆ L matrix is not diagonal dominant



Non positive definite for

$M > \frac{\sqrt{2}}{2}L$

$$\begin{bmatrix} L & M & 0 \\ M & L & M \\ 0 & M & L \end{bmatrix}$$

$$E = i^T \cdot L \cdot i \geq 0$$

$$i = \sum_{j=1}^n a_j \cdot v_j$$

$$E = \sum_{j=1}^n a_j^2 \cdot \lambda_j$$

Truncation Techniques

□ Loop-truncation

- ◆ [Shepard-Tian, 2000]

□ Shift-truncation


- ◆ Shift-truncate [Krauter-Pileggi, 1995] -> SPIE [He, et al, 1997]-> Shell [Beattie, et al, 2001]

□ Inverse-truncation


- ◆ K-element [Devgan, et al, 2000] -> Susceptance [Krauter-Pileggi, 2001]

Loop-truncation

- Assume return path at the nearest un-blocked power-ground lines (halos)
- Discard mutual inductances beyond such halos



Example of Loop-truncation



M5, M4: power-ground
M3: signal net

L_{ef11}: effective inductance of signal segment 1

L₁₁: self inductance of signal segment 1 (PEEC)

L_{1'1'}: self inductance of ground segment 1' (PEEC)

$$L_{ef11} = \begin{pmatrix} L_{11} + L_{1'1'} - L_{1'1} - L_{11'} & L_{11} + L_{1'5'} - L_{1'5} - L_{11'} & L_{11} + L_{1'8'} - L_{1'8} - L_{11'} \\ L_{11} + L_{5'1'} - L_{1'1} - L_{5'1} & L_{11} + L_{5'5'} - L_{1'5} - L_{5'1} & L_{11} + L_{5'8'} - L_{1'8} - L_{5'1} \\ L_{11} + L_{8'5'} - L_{1'1} - L_{8'1} & L_{11} + L_{8'5'} - L_{1'5} - L_{8'1} & L_{11} + L_{8'8'} - L_{1'8} - L_{8'1} \end{pmatrix}$$

Intuition of Shift-truncation

□ Intuition

$$\begin{bmatrix} L & M \\ M & L \end{bmatrix} \Rightarrow \begin{bmatrix} L - M & 0 \\ 0 & L - M \end{bmatrix}$$


- ◆ Two eigen-values (**L+M**, **L-M**)
- ◆ Subtracting a constant from every matrix element results in an equivalent system
- ◆ Achieved by assuming that current returns from a shell

Inductance defined by vector potential

- Current returns from infinity

$$A_{ij} = \frac{\mu_0}{4\pi a_j} \left[\iint_{a_j, l_j} \frac{\mathbf{I}_j}{r_{ij}} dl_j da_j \right] \quad M_{ij} = \frac{1}{I_j a_i} \left[\iint_{a_i, l_i} A_{ij} \cdot dl_i da_i \right]$$

- Current returns from the shell



$$A_{ij} = \frac{\mu_0 I_j}{4\pi l_j} \int f(r_{ij}, r_o) dl_j$$

where

$$f(r_{ij}, r_o) = \begin{cases} \left(\frac{1}{r_{ij}} - \frac{1}{r_o} \right), & r_o \geq r_{ij} \\ 0, & r_o < r_{ij} \end{cases}$$

Implementation of Shifting

- New L matrix has additional entries, and is shifted to obtain a sparse matrix

$$\begin{bmatrix} L_c & L_{c,sh} \\ L_{c,sh}^T & L_{sh} \end{bmatrix} \rightarrow \begin{bmatrix} L_c - L_{c,sh} & 0 \\ 0 & L_{sh} - L_{c,sh} \end{bmatrix}$$

where


$$L_{c(i),sh(j)} = \frac{\mu_0}{4\pi r_o} dl_i \cdot dl_j$$

Limitation of Loop and Shift Truncation

- Loop-truncation: lose accuracy for signal nets located in different halos.

- Shift-truncation: how to define the r_0 ?


Experimental Comparison between Loop and Shift Truncation



Solid line: Fast Henry
 Dashed line: Return loop
 Dashed point: Shell method ($r = 50, 25, 10 \mu$ m)

Inverse-truncation

- Inversion of L matrix leads to a passive and strictly diagonal dominant K matrix



$$[L] = \begin{bmatrix} 11.4 & 4.26 & 2.54 & 1.79 & 1.38 \\ 4.26 & 11.4 & 4.26 & 2.54 & 1.79 \\ 2.54 & 4.26 & 11.4 & 4.26 & 2.54 \\ 1.79 & 2.54 & 4.26 & 11.4 & 4.26 \\ 1.38 & 1.79 & 2.54 & 4.26 & 11.4 \end{bmatrix} \quad pH [K] = \begin{bmatrix} 103 & -34.1 & -7.80 & -4.31 & -3.76 \\ -34.1 & 114 & -31.6 & -6.67 & -4.31 \\ -7.80 & -31.6 & 115 & -31.6 & -7.80 \\ -4.31 & -6.67 & -31.6 & 114 & -34.1 \\ -3.76 & -4.31 & -7.80 & -34.1 & 103 \end{bmatrix} \times 10^9 H$$

Simulation with Inverse-Truncation


- Circuits equations changed from

$$V_i = L_{ii} \partial_t I_i + \sum_{j \neq i} L_{ij} \partial_t I_j \quad \text{to} \quad \partial_t I_i = K_{ii} + \sum_{j \neq i} K_{ij} V_j$$

- New simulation tool needed to handle the new circuit element K [Devgan-et al, 2000]

Experiments


- Simulation of receiver current in 30-bit bus [Devgan-et al, 2001]



Further Work on Inverse-truncation

- Double inversion [M. Beattie-et al, 2001]
 - ◆ Avoid using K in simulation
- Wire duplication [G. Zhong-et al, 2002]
 - ◆ Reduce the complexity of K matrix

2D Inductance Model



$$\begin{bmatrix} L_{AA} & L_{AB} & L_{AC} & L_{AD} \\ L_{BA} & L_{BB} & L_{BC} & L_{BD} \\ L_{CA} & L_{CB} & L_{CC} & L_{CD} \\ L_{DA} & L_{DB} & L_{DC} & L_{DD} \end{bmatrix}
 \begin{bmatrix} L_{AA} & L_{AB} & 0 & 0 \\ L_{BA} & L_{BB} & 0 & 0 \\ 0 & 0 & L_{CC} & L_{CD} \\ 0 & 0 & L_{DC} & L_{DD} \end{bmatrix}
 \begin{bmatrix} L_{AA}+L_{AC} & L_{AB}+L_{BC} & 0 & 0 \\ L_{AB}+L_{BC} & L_{BB}+L_{AC} & 0 & 0 \\ 0 & 0 & L_{CC}+L_{BD} & L_{CD}+L_{AD} \\ 0 & 0 & L_{CD}+L_{AD} & L_{DD}+L_{BD} \end{bmatrix}$$

Full 2D Model

Cascaded 2D Model


Normalized 2D Model

[N. Chang, et al, 2000]


[M. Xu-L. He, 2001]

2D Inductance Model


- Cascaded 2D model has an acceptable accuracy for coplanar wave-guide



- Normalized 2D model has an acceptable accuracy for aligned bus structure



Full Model Versus Normalized Model



- Simulation of a bus with 32 segments per line
- Running time:
 - ◆ Full 99.0 seconds
 - ◆ Normalized 9.1 seconds

References and Further Reading Assignments

- [1] K. Nabors, J. White, "FastCap: a multipole accelerated 3-D capacitance extraction program", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume: 10 Issue: 11, Nov. 1991.
- [2] J. Cong, L. He, A. B. Kahng, D. Noice, N. Shirali and S. H.-C. Yen, "Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", Design Automation Conference, June 1997, pp.627-632.
- [3] C. Yu, C. Hu, <http://www-device.eecs.berkeley.edu/~ptm/>, Predictive Technology Model, UC Berkeley.
- [4] A. E. Ruehli, "Equivalent circuits models for three dimensional multiconductor systems," IEEE Trans. on MIT, pp. 216-220, 1974.
- [5] L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An Efficient Inductance Modeling for On-chip Interconnects," *IEEE Custom Integrated Circuits Conference*, May 1999
- [6] X. Qi, G. Wang, Z. Yu, R. Dutton, T. Young, and N. Chang, "On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation," in CICC, pp. 487-490, 2000.
- [7] M. Xu and L. He, "An efficient model for frequency-based on-chip inductance," in IEEE/ACM International Great Lakes Symposium on VLSI, 2001.
- [8] N. Chang, S. Lin, L. He, O. S. Nakagawa, and W. Xie, "Clocktree RLC Extraction with Efficient Inductance Modeling", *Proc. DATE*, pp. 522-526, 2000.
- [9] T. Lin, M. Beattie L. Pileggi, "On the Efficacy of Simplified 2D On-Chip Inductance Models", in 39th DAC, 2002.
- [10] Z. He, M. Celik, and L. Pileggi, "SPIE: Sparse partial inductance extraction," in 34th DAC, pp. 137-140, 1997.
- [11] K. Shepard and Z. Tian, "Return-limited inductances: A practical approach to on-chip inductance extraction," IEEE Trans. on CAD, vol. 19, no. 4, pp. 425-436, 2000.
- [12] B. Krauter and L. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability," in ICCAD, pp. 45-52, 1995.
- [13] A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: introducing a new circuit element K," in ICCAD, pp. 150-155, 2000.
- [14] M. Beattie and L. Pileggi, "Efficient inductance extraction via windowing," in DATE, pp. 430-436, 2001.
- [15] G. Zhong, C. Koh, and K. Roy, "On-chip interconnect modeling by wire duplication," in ICCAD, pp. 341-346, 2002.
- [16] A. Pacelli, "A local circuit topology for inductive parasitics," in ICCAD, pp. 208-214, 2002.