

# Wei Wu

## CONTACT

Tel: +1 (310) 993-8791

Email: [wnnigel@gmail.com](mailto:wnnigel@gmail.com)

Webpage: <http://eda.ee.ucla.edu/wei>

## EDUCATION

<b>University of California, Los Angeles</b> Ph.D., Electrical Engineering Department	Los Angeles, CA GPA:4.0/4.0	Advisor: Prof. <a href="#">Lei He</a> JAN 2012 - MAR 2016
<b>Beihang University</b> Master of Science in Electrical Engineering Bachelor of Science in Electrical Engineering	Beijing, China GPA:3.76/4.0 Rank: 2/31	SEP 2007 - JUL 2010 SEP 2003 - JUL 2007

## INTERESTS

- **Machine Learning:** Deep Neural Nets and their Compact Equivalents, Applications
- **FPGA based Computing System:** Deep Learning on FPGA, Analog Circuit Emulation

## INDUSTRY EXPERIENCE

<b>Google Inc.</b> Senior Software Engineer Software Engineer Software Engineer Intern (Pittsburgh)	Mountain View, CA Manager: <a href="#">Sunita Verma</a> Manager: <a href="#">Shijie Zhang</a>	APR 2018 - present APR 2016 - MAR 2018 MAR 2015 - JUN 2015
• Machine learning modeling for Google's payment risk (fraud detection) system.		
<b>IBM T.J. Watson Research Center</b> Research Intern	Yorktown Heights, NY Manager: <a href="#">Jinjun Xiong</a>	JUN 2015 - SEP 2015
• Knowledge transfer & network compression for deep learning inference on mobile devices.		
<b>Samsung Research America</b> Research Intern	San Jose, CA Manager: <a href="#">Pranav Mistry</a>	JUN 2014 - SEP 2014
• Think Tank Team: the next-gen wearable computing and indoor positioning system prototyping.		

## ACADEMIA EXPERIENCE

<b>UCLA</b> Graduate Student Researcher	Los Angeles, CA Advisor: Prof. <a href="#">Lei He</a>	JAN 2012 - MAR 2016
• <b>Machine learning, statistical algorithms</b> and their applications on circuit reliability.		
• <b>FPGA based Computing System:</b> Deep Learning on FPGA, Analog Circuit Emulation		
• Parallel computing for CAD algorithms, large scale linear algebra on FPGA/multicore CPU/GPGPU.		
<b>Nanyang Technological University</b> Research Staff	Singapore, Singapore Advisor: Prof. <a href="#">Hao Yu</a> , Prof. <a href="#">Lei He</a>	JAN 2011 - DEC 2011
• Parallel algorithms for frequency-domain circuit simulation.		
<b>Tsinghua University</b> Research Staff	Beijing, China Advisor: Prof. <a href="#">Yu Wang</a> , Prof. <a href="#">Huazhong Yang</a>	JUN 2010 - JAN 2011
• <b>Parallel algorithms and architecture</b> of large-scale sparse matrix solver for circuit simulator.		

## SELECTED PROJECTS

<b>ML Modeling and Infrastructure for Financial Risk System</b> Google Inc.	APR 2016 - PRESENT
• Experimented various modeling technique (neural nets, boosting trees, etc.) for fraud detection.	
• Developed a generative adversarial network (GAN) that generates synthetic data for ML modeling.	
<b>Deep Convolutional Neural Network on FPGA</b> Design Automation Lab, UCLA	SEP 2015 - MAR 2016
• Designed the hardware accelerator for deep convolutional network inference on FPGA.	
• Developed the automated Verilog code generator for given network parameters.	

**Knowledge Transfer & Network Compression for Deep Learning**  
IBM T.J. Watson Research Center

JUN 2015 - SEP 2015

- Conducted research related to deep neural networks and their more compact equivalents. (based on Caffe)
- Developed algorithms that generated artificial samples when we do not have sufficient training samples.

**Reliability, Statistical Analysis Algorithms for Circuits**  
Design Automation Lab, UCLA

SEP 2013 - MAR 2016

- **HSCS** [ISPD'16]: estimated yield rate by clustering failure examples and applying importance sampling.
- **REscope** [DAC'14]: predicted whether a design would be success/failure using a nonlinear classifier.
- **HDIS** [ASPDAC'14]: accurately calculated the yield rate of a circuit with more than 1000 variations.

**Parallel sparse matrix solver on multi-core CPU and FPGA**  
NICS lab, Tsinghua University

JUN 2010 - JAN 2011

- **NICSLU** <http://nicslu.weebly.com>: a multicore-CPU based parallel sparse LU solver, achieved up to 4.55x speedup over KLU (University of Florida), and outperformed SuperLU (UC Berkeley).
- **FPGA based parallel LU solver** [ARC'11]: a FPGA prototype of LU solver, achieved 0.5x-5.36x acceleration over CPU implementation with 200x less energy consumption.

## SELECTED AWARDS AND HONORS

Best Paper Award Nomination	ISPD	2016
Electrical Engineering Departmental Fellowship	UCLA	2015, 2014
UCLA-PKU Joint Research Scholarship	UCLA, PKU	2013
Outstanding Undergraduate/Graduate Student	Beihang Univestiy	2007, 2010
1st Place Award in Undergrad Electronic Design Contest	Beijing	2006

## SELECTED PUBLICATIONS

\* The full list of about 20 publications are available at <http://eda.ee.ucla.edu/wei/publications>.

### Journal Papers

1. Rahul Krishnan, **Wei Wu**, Srinivas Bodapati, and Lei He, "Accurate Multi-segment Density Estimation Through Moment Matching", **TCAD**, 2016
2. Wensheng Guo, Guowu Yang, **Wei Wu**, Lei He, and Mingyu Sun, "A Parallel Attractor Finding Algorithm Based on Boolean Satisfiability for Genetic Regulatory Networks", **PLOS ONE**, 2014.
3. **Wei Wu**, Fang Gong, Rahul Krishnan, Hao Yu and Lei He, "Exploiting Parallelism by Data Dependency Elimination: A Case Study of Circuit Simulation Algorithms", **D&T**, 2013.
4. Xiaoming Chen, **Wei Wu**, Yu Wang, Hao Yu and Huazhong Yang, "An EScheduler based Data Dependency Analysis and Task Scheduling for Parallel Circuit Simulation", **TCAS-II**, 2011

### Conference Papers

1. **Wei Wu**, Yen-Lung Chen, Yue Ma, Chien-Nan Liu, Sudhakar Pamarti, Jing-Yang Jou, and Lei He, "Wave Digital Filter based Analog Circuit Emulation on FPGA", **ISCAS**, 2016.
2. **Wei Wu**, Srinivas Bodapati, and Lei He, "Hyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage", **ISPD**, 2016. (**Nominated for Best Paper Award**)
3. **Wei Wu**, Peng Gu, Yen-Lung Chen, Chien-Nan Liu, Sudhakar Pamarti, and Lei He, "Toward Wave Digital Filter based Analog Circuit Emulation on FPGA", **FPGA**, 2015.
4. Yen-Lung Chen, **Wei Wu**, Chien-Nan Liu and Lei He, "Incremental Latin Hypercube Sampling for Lifetime Stochastic Behavioral Modeling of Analog Circuits", **ASPDAC**, 2015.
5. **Wei Wu**, Wenyao Xu, Rahul Krishnan, Yen-lung Chen, and Lei He, "REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage", **DAC**, 2014.
6. **Wei Wu**, Fang Gong, Gengsheng Chen, and Lei He, "A Fast and Provably Bounded Failure Analysis of Memory Circuits in High Dimensions", **ASPDAC**, 2014.

### Patents

1. Yu Wang, **Wei Wu**, Xiaoming Chen, Huazhong Yang. "A Fast Sparse LU Factorization Algorithm for Sparse Matrix in Circuit Simulation", CN Patent: CN102142052 B.
2. Huazhong Yang, **Wei Wu**, Xiaoming Chen, Yu Wang. "A parallel Sparse LU Factorization Algorithm based on Elimination Graph for Circuit Simulation Applications", CN Patent: CN102156777 A.