#include <oagFpgaVerilogDesign.h>
Collaboration diagram for oagFpga::VerilogDesign::Primary:

Public Types | |
| enum | Type { UNKNOWN, NET, CONST, FUNCTION_CALL } |
Public Member Functions | |
| Primary (const std::string &n) | |
| Primary (unsigned int v, unsigned int w) | |
| Primary (const std::string &n, Expression *i) | |
| Primary (const std::string &n, Expression *f, Expression *l) | |
| Primary (const std::string &n, std::list< Expression * > *args) | |
| ~Primary () | |
| Destructor. | |
Public Attributes | |
| Type | type |
| std::string | name |
| struct { | |
| bool negative | |
| unsigned int intValue | |
| int bitWidth | |
| unsigned int xMask | |
| unsigned int zMask | |
| } | number |
| struct { | |
| Expression * start | |
| Expression * stop | |
| } | range |
| std::list< Expression * > * | arguments |
The primary can either be:
Definition at line 437 of file oagFpgaVerilogDesign.h.
|
|
Definition at line 440 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 462 of file oagFpgaVerilogDesign.h. |
|
||||||||||||
|
Definition at line 467 of file oagFpgaVerilogDesign.h. |
|
||||||||||||
|
Definition at line 474 of file oagFpgaVerilogDesign.h. |
|
||||||||||||||||
|
Definition at line 479 of file oagFpgaVerilogDesign.h. |
|
||||||||||||
|
Definition at line 484 of file oagFpgaVerilogDesign.h. |
|
|
Destructor.
Definition at line 290 of file oagFpgaVerilogDesign.cpp. |
|
|
Definition at line 460 of file oagFpgaVerilogDesign.h. Referenced by ~Primary(). |
|
|
Definition at line 451 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 450 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 446 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 449 of file oagFpgaVerilogDesign.h. |
|
|
|
|
|
Referenced by ~Primary(). |
|
|
Definition at line 456 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 457 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 444 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 452 of file oagFpgaVerilogDesign.h. |
|
|
Definition at line 452 of file oagFpgaVerilogDesign.h. |
1.3.9.1