Main Page | Namespace List | Class Hierarchy | Class List | File List | Namespace Members | Class Members | File Members | Related Pages

oagFpgaVerilogDesign.h File Reference

#include <string>
#include <list>

Include dependency graph for oagFpgaVerilogDesign.h:

Include dependency graph

This graph shows which files directly or indirectly include this file:

Included by dependency graph

Go to the source code of this file.

Namespaces

namespace  oagFpga

Classes

class  oagFpga::VerilogDesign
 An entire Verilog design. More...
class  oagFpga::VerilogDesign::Module
 A single Verilog module. More...
class  oagFpga::VerilogDesign::Declaration
 A wire, port, reg, or data type declaration. More...
class  oagFpga::VerilogDesign::Function
 A function definition. More...
class  oagFpga::VerilogDesign::Port
 A port definition (from inside a portlist). More...
class  oagFpga::VerilogDesign::Trigger
 A procedural trigger. More...
class  oagFpga::VerilogDesign::Assignment
 A continuous assignment. More...
class  oagFpga::VerilogDesign::AlwaysBlock
 An always block. More...
class  oagFpga::VerilogDesign::Case
 A single case inside of a case statement. More...
class  oagFpga::VerilogDesign::Statement
 A procedural statement. More...
class  oagFpga::VerilogDesign::Instantiation
 A module instantiation. More...
class  oagFpga::VerilogDesign::PortConnection
 A port connection inside of a module instantiation. More...
class  oagFpga::VerilogDesign::Expression
 An expression. More...
class  oagFpga::VerilogDesign::Primary
 An expression primary. More...
class  oagFpga::VerilogDesign::Bundle
 A concatenation of expressions. More...

Defines

#define oagFpgaVerilogDesign_P


Define Documentation

#define oagFpgaVerilogDesign_P
 

Definition at line 3 of file oagFpgaVerilogDesign.h.


Generated on Mon Jul 9 14:17:21 2007 for OA Gear Fpga by  doxygen 1.3.9.1